My Inquiry
My Account
Microchip Technology 25LC020AT-E/MNY
- Part No.:
- 25LC020AT-E/MNY
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
25LC020AT-E/MNY.pdf
- Description:
- IC EEPROM 2KBIT SPI 10MHZ 8TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,003
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC020AT-E/MNY from Microchip Technology Inc. is a 2 Kbit (256 × 8) SPI Serial EEPROM with 16-byte page write capability, 10 MHz max clock frequency at 4.5–5.5V, and automotive-grade temperature support (−40°C to +125°C). It features hardware write protection (WP pin), HOLD functionality for interrupt-safe serial pauses, and block-level write protection (none/¼/½/all array). Used in engine control units, battery management systems, and industrial sensor calibration storage.
For engineers reviewing the 25LC020AT-E/MNY datasheet, 25LC020AT-E/MNY pinout, 25LC020AT-E/MNY application, or 25LC020AT-E/MNY equivalent, key selection criteria include automotive temperature compliance, SPI timing at 2.5–5.5V VCC, WP/HOLD pin behavior, 5 ms max write cycle time, and 1M endurance cycles - all critical for reliable nonvolatile configuration storage in safety-critical embedded systems.
Technical Context
The 25LC020AT-E/MNY implements a standard SPI Mode 0,0 (CPOL=0, CPHA=0) interface with separate SI/SO lines and CS-controlled device selection. Its internal architecture includes a status register with WIP/WEL/BP0/BP1 bits, page latches enabling up to 16-byte writes within fixed 16-byte boundaries, and an HV generator for EEPROM programming.
Write operations require explicit WREN instruction followed by CS high to latch enable state; WP pin low forces immediate WEL reset regardless of instruction. HOLD suspends ongoing transfers while preserving internal state, allowing host MCU to service higher-priority interrupts without reinitializing the SPI sequence.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8-bit), sufficient for firmware revision IDs, calibration coefficients, and fault logs in compact ECUs. |
| Interface | SPI-compatible serial bus (Mode 0,0), requiring only CS, SCK, SI, SO, WP, HOLD - minimal GPIO footprint on microcontrollers. |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5V; enables fast read/write bursts (e.g., 256-byte read in <100 µs) without CPU overhead. |
| Write Cycle Time | ≤5 ms per byte or page; deterministic timing allows precise timeout handling in real-time firmware. |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention at 25°C - validated for lifetime logging in automotive applications. |
| Operating Voltage | 2.5V to 5.5V supply range; supports direct connection to 3.3V or 5V MCU I/O rails without level shifting. |
| Temperature Range | −40°C to +125°C (Automotive E grade); qualified for under-hood and powertrain environments per AEC-Q100 stress requirements. |
Pinout & Package
25LC020AT-E/MNY is packaged in an 8-lead TDFN (Thin Dual Flat No-lead) with 2 mm × 3 mm body and exposed thermal pad. Pin 1 is laser-marked; exposed pad may be connected to VSS or left floating per layout requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select Input | Active-low enable: must be low for all SPI transactions; rising edge after WRITE command initiates internal 5 ms write cycle. |
| SO (Pin 2) | Serial Data Output | Tri-state output: drives data on falling SCK edge during READ; high-impedance when CS high or HOLD low. |
| WP (Pin 3) | Write-Protect Input | Hardware lock: low disables all writes (array and STATUS register), overriding WREN; resets WEL immediately. |
| VSS (Pin 4) | Ground Reference | Return path for all I/O and core logic; connects to exposed pad for thermal and noise performance. |
| SI (Pin 5) | Serial Data Input | Latches instructions, addresses, and data on rising SCK edge; sampled first after CS goes low. |
| SCK (Pin 6) | Serial Clock Input | Synchronizes all data transfers; requires monotonic rise/fall times ≤100 ns (VCC ≥ 4.5V). |
| HOLD (Pin 7) | Serial Transfer Pause | Low suspends ongoing SPI sequence (SI/SO tri-stated); resume requires HOLD high while SCK is low. |
| VCC (Pin 8) | Supply Voltage | 2.5–5.5V operation; standby current ≤1 µA at 2.5V ensures ultra-low power in sleep modes. |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Mode | Up to 16 bytes written atomically within one physical page (00h–0Fh, 10h–1Fh, etc.), reducing write latency vs. byte-by-byte. |
| Block Write Protection | Configurable via STATUS register (BP0/BP1) to protect none, upper 1/4 (C0h–FFh), upper 1/2 (80h–FFh), or full array - prevents accidental firmware corruption. |
| Power-On Write Protection | WEL reset at power-up and after every successful WRITE/WRSR/WRDI; eliminates spurious writes during brown-out or reset sequences. |
| HOLD Functionality | Enables deterministic pause/resume of multi-byte SPI transfers without losing address pointer or command state - essential for RTOS-interrupt coexistence. |
| ESD Robustness | ≥4 kV HBM rating on all pins; withstands handling and board-level ESD events common in automotive assembly environments. |
Applications
| Engine Control Unit (ECU) | Battery Management System (BMS) |
|---|---|
Use Scenario: Storing adaptive fuel trim values, misfire counters, and diagnostic trouble codes (DTCs) across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with guaranteed write completion before engine restart; 5 ms write time aligns with ECU power-down sequencing. Use Value: Enables ISO 15765-compliant OBD-II logging and failsafe recovery without external backup capacitors. | Use Scenario: Recording cell voltage calibration offsets, cycle count history, and thermal derating thresholds in lithium-ion packs. IC Role / Device Role / Timing Role: High-reliability parameter storage interfaced directly to BMS MCU's SPI port; WP pin tied to system security controller for tamper-proofing. Use Value: Meets ASIL-B functional safety requirements for data integrity over 15-year vehicle lifetime. |
| Industrial PLC I/O Module | Medical Infusion Pump |
Use Scenario: Holding channel-specific scaling factors, zero-offset corrections, and firmware update staging flags in modular I/O bases. IC Role / Device Role / Timing Role: SPI EEPROM accessed during module initialization; HOLD used to defer reads during analog acquisition windows. Use Value: Eliminates need for external NVRAM controllers; 1M endurance supports daily recalibration in factory automation. | Use Scenario: Securing drug library metadata, dose history logs, and operator authentication tokens in Class II medical devices. IC Role / Device Role / Timing Role: Safety-critical configuration store with WP permanently asserted during normal operation; STATUS register polling confirms write success before dose delivery. Use Value: Supports IEC 62304 software lifecycle compliance and audit-ready traceability of therapy parameters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPI EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA020AT-I/MNY | Industrial temp range (−40°C to +85°C); 1.8–5.5V VCC; same pinout and instruction set. | Not qualified for automotive under-hood use; lacks AEC-Q100 validation. | Select only for cost-sensitive non-automotive designs where extended temperature is unnecessary. |
| AT25020B-MAHL-T | Same 2 Kbit size, SPI interface, and 16-byte page; 2.5–5.5V VCC; −40°C to +125°C; but no HOLD pin. | Lacks interrupt-safe serial pause capability; requires software-managed transaction restart on MCU interrupt. | Choose when HOLD is unused and footprint compatibility with Microchip parts is required for dual-sourcing. |
Compared with 25LC020AT-E/MNY, the 25AA020AT-I/MNY offers broader voltage range but lacks automotive qualification, while AT25020B-MAHL-T provides identical temperature and voltage specs but omits HOLD - making 25LC020AT-E/MNY the sole choice for AEC-Q100-compliant designs requiring deterministic SPI pause/resume.
Availability
25LC020AT-E/MNY is available at Aetrix Electronics and suitable for engine control units, battery management systems, and industrial PLC modules requiring stable component supply with automotive-grade reliability and long-term lifecycle support.
Supply support for 25LC020AT-E/MNY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC020A family is designed specifically for automotive and industrial applications demanding high-reliability, low-power, SPI-based nonvolatile memory with hardware write protection and extended temperature operation.
FAQ
What is the maximum clock frequency supported by the 25LC020AT-E/MNY at 3.3V VCC?
The 25LC020AT-E/MNY supports up to 5 MHz maximum clock frequency when VCC is between 2.5V and 4.5V, including 3.3V operation. This is specified in Table 1-2 (AC Characteristics) of DS21833G, where FCLK min/max is 5 MHz for that voltage range. Exceeding this frequency risks setup/hold violations and unreliable communication.
Does the 25LC020AT-E/MNY require external pull-up resistors on SI, SO, or HOLD pins?
No, the 25LC020AT-E/MNY does not require external pull-ups on SI, SO, or HOLD. All inputs (CS, WP, HOLD, SI) have internal weak pull-downs or are CMOS-compatible with rail-to-rail logic levels; SO is actively driven or tri-stated. External pull-ups may interfere with HOLD functionality or cause contention during SPI transfers.
How does the page boundary limitation affect write operations in the 25LC020AT-E/MNY?
The 25LC020AT-E/MNY has fixed 16-byte pages (e.g., 00h–0Fh, 10h–1Fh). If a page write crosses a boundary - e.g., starting at 0Fh and writing 2 bytes - the second byte wraps to address 10h, overwriting existing data. Firmware must validate address alignment before initiating page writes to prevent unintended data corruption in 25LC020AT-E/MNY.
Can the WP pin of the 25LC020AT-E/MNY be left unconnected in a design?
No, the WP pin of the 25LC020AT-E/MNY must be actively driven high or low. Leaving it floating violates the Absolute Maximum Ratings and may cause indeterminate write-enable behavior due to noise coupling. For permanent write-enable, tie WP to VCC through a 10 kΩ resistor; for hardware lock, connect to system security controller or ground.
What is the role of the HOLD pin during a multi-byte read sequence in the 25LC020AT-E/MNY?
During a multi-byte read, asserting HOLD low places the 25LC020AT-E/MNY into hold mode: SO goes high-impedance, SI/SCK are ignored, and the internal address pointer freezes. When HOLD is returned high while SCK is low, the device resumes exactly where it paused - continuing sequential read from the same address without retransmitting the READ command or address in 25LC020AT-E/MNY.
25LC020AT-E/MNY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (2x3)
25LC020AT-E/MNY FAQ
1.How can I place an order for 25LC020AT-E/MNY through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC020AT-E/MNY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC020AT-E/MNY reliable?
The price and inventory of 25LC020AT-E/MNY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC020AT-E/MNY is usually 5 days.
3.What payment methods are accepted for 25LC020AT-E/MNY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC020AT-E/MNY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC020AT-E/MNY?
25LC020AT-E/MNY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC020AT-E/MNY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC020AT-E/MNY?
For technical support, including 25LC020AT-E/MNY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC020AT-E/MNY requirements.
6.How does Aetrix verify that 25LC020AT-E/MNY is sourced from the original manufacturer or authorized distributors?
All 25LC020AT-E/MNY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC020AT-E/MNY meets industry standards.
7.What is the process for return or replacement of 25LC020AT-E/MNY?
All 25LC020AT-E/MNY units undergo pre-shipment inspection (PSI). If there is an issue with 25LC020AT-E/MNY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC020AT-E/MNY part is unused and in its original packaging.
Return procedure for 25LC020AT-E/MNY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC020AT-E/MNY Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
