My Inquiry
My Account
Microchip Technology 25LC020AT-E/OT
- Part No.:
- 25LC020AT-E/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
25LC020AT-E/OT.pdf
- Description:
- IC EEPROM 2KBIT SPI SOT23-6
- Quantity:
- Payment:
- Shipping:
Inventory:2,125
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC020AT-E/OT from Microchip Technology Inc. is a 2 Kbit (256 × 8) SPI serial EEPROM with 16-byte page write capability, 10 MHz max clock frequency at 4.5–5.5 V, and industrial/automotive temperature support (−40°C to +125°C). It features hardware write protection (WP pin), HOLD functionality for interrupt-safe pausing, and block-level write protection (none/¼/½/all array). Used in embedded system configuration storage, sensor calibration data retention, and firmware parameter backup.
For engineers reviewing the 25LC020AT-E/OT datasheet, 25LC020AT-E/OT pinout, 25LC020AT-E/OT application, or 25LC020AT-E/OT equivalent, key selection considerations include its 2.5–5.5 V supply range, 5 µA standby current at +125°C, 1 M endurance cycles, >200-year data retention, and X-rotated TSSOP-6 (OT) package compatibility with space-constrained automotive control modules.
Technical Context
The 25LC020AT-E/OT implements a standard SPI Mode 0,0/Master-Slave interface with separate SI (data in) and SO (data out) lines, requiring only CS, SCK, SI, SO, WP, HOLD, VCC, and VSS. Its internal architecture includes an 8-bit instruction register, page latches, and HV generator for EEPROM programming.
Write operations require explicit WREN instruction followed by CS high-to-low transition to initiate self-timed internal write cycle (≤5 ms); STATUS register (WIP/WEL/BP0/BP1 bits) enables real-time polling and nonvolatile block protection configuration. HOLD suspends ongoing transfers while preserving internal state, enabling host MCU to service higher-priority interrupts without reinitialization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8) - stores 256 bytes of nonvolatile configuration or calibration data |
| Interface | SPI-compatible serial bus (Mode 0,0) - interoperable with PIC® and other microcontrollers' hardware SPI peripherals |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5 V - enables fast read/write throughput up to 1.25 MB/s effective data rate |
| Page Write Size | 16 bytes per page - reduces write overhead vs. byte-write; requires software boundary checking to avoid wraparound |
| Endurance | 1,000,000 erase/write cycles - supports frequent field updates in telemetry or logging applications |
| Data Retention | >200 years at +25°C - ensures long-term reliability in unattended industrial deployments |
| Supply Voltage | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V logic domains without level shifting |
| Operating Temp | −40°C to +125°C (Automotive grade E) - qualified for under-hood and powertrain control units |
Pinout & Package
X-rotated TSSOP-6 (OT) package: 1.5 mm × 1.2 mm footprint, 0.5 mm pitch, thin profile (0.55 mm max height), Pb-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: HOLD | Hold Input | Pauses active SPI transfer without resetting sequence; must be low during SCK low phase to activate |
| 2: VCC | Supply Voltage | 2.5–5.5 V power input; decoupling capacitor required within 1 cm for noise immunity |
| 3: CS | Chip Select Input | Active-low enable; rising edge after valid write initiates internal 5 ms write cycle |
| 4: SO | Serial Data Output | Tri-state open-drain output; high-impedance when CS high or HOLD active |
| 5: WP | Write-Protect Pin | Hardware lock: low disables all writes to memory and STATUS register regardless of WEL state |
| 6: VSS | Ground | Reference return path; must be connected directly to PCB ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Block Write Protection | Selectable via STATUS register: protect none, upper 1/4 (C0h–FFh), upper 1/2 (80h–FFh), or full array (00h–FFh) |
| Self-Timed Write Cycle | ≤5 ms internal erase/write completion - eliminates need for external timing control or busy-wait loops |
| Low-Power Standby | 1 µA max at 2.5 V / +85°C - extends battery life in always-on automotive sensors |
| HOLD Functionality | Preserves internal address and instruction state during pause - enables deterministic interrupt handling in real-time systems |
| Power-On Write Protection | Write enable latch resets at power-up; WREN instruction required before any write - prevents corruption during brown-out |
| ESD Robustness | >4 kV HBM - withstands handling and board assembly stress without shielding |
Applications
| Engine Control Unit (ECU) Calibration Storage | Automotive Body Controller Parameter Backup |
|---|---|
Use Scenario: Storing fuel map coefficients, idle air control trim values, and OBD-II diagnostic flags that must survive ignition cycling and voltage transients. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed via SPI during boot and runtime updates; HOLD used during CAN interrupt servicing. Use Value: 125°C rating ensures operation near engine bay heat sources; 1 M endurance supports dealer reprogramming over vehicle lifetime. |
Use Scenario: Retaining window position memory, mirror fold/unfold settings, and lighting configuration across battery disconnect events. IC Role / Device Role / Timing Role: SPI slave holding user preferences; WP pin hardwired to VCC for permanent protection against accidental overwrite. Use Value: 5 µA standby current at +125°C minimizes parasitic drain on 12 V battery; X-TSSOP-6 footprint fits tight door module PCB layouts. |
| Industrial PLC I/O Module Configuration | Medical Infusion Pump Safety Parameters |
Use Scenario: Saving channel scaling factors, alarm thresholds, and communication protocol settings in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: SPI EEPROM interfaced to ARM Cortex-M7 host; STATUS register polled to confirm write completion before watchdog reset. Use Value: >200-year data retention meets IEC 61508 SIL-2 requirements for safety-critical configuration persistence. |
Use Scenario: Securing drug library limits, dose accuracy calibration offsets, and operator access levels in battery-powered portable infusion devices. IC Role / Device Role / Timing Role: Tamper-resistant storage with WP tied to secure microcontroller GPIO; block protection prevents unauthorized modification of critical parameters. Use Value: 2.5 V minimum VCC enables direct connection to Li-ion battery (2.7–4.2 V), eliminating regulator cost and BOM count. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA020AT-I/OT | Wider VCC range (1.8–5.5 V); rated for −40°C to +85°C only; same pinout and instruction set | Not qualified for automotive under-hood use; suitable for industrial control panels with 1.8 V logic | Select when operating below 2.5 V or where automotive temp grade is unnecessary |
| AT25020B-MAH-T | Same 2 Kbit size, SPI interface, and 16-byte page; AEC-Q100 Grade 2 (−40°C to +105°C); different STATUS register bit layout | Lacks HOLD pin; uses different write protection scheme (software-only BP bits) | Choose when HOLD functionality is unused and AEC-Q100 Grade 2 suffices for cabin electronics |
Compared with 25LC020AT-E/OT, the 25AA020AT-I/OT offers broader voltage flexibility but lacks automotive temperature qualification, while the AT25020B-MAH-T provides AEC-Q100 compliance but omits HOLD-making 25LC020AT-E/OT the only option supporting both 125°C operation and interrupt-safe SPI pausing in compact OT packaging.
Availability
25LC020AT-E/OT is available at Aetrix Electronics and suitable for automotive powertrain control, industrial PLC configuration, and medical device safety parameter storage requiring stable component supply across extended product lifecycles.
Supply support for 25LC020AT-E/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC020A family delivers SPI EEPROMs optimized for automotive and industrial applications demanding high reliability, wide temperature operation, and robust data integrity-designed specifically for mission-critical configuration and calibration storage.
FAQ
What is the maximum clock frequency supported by the 25LC020AT-E/OT?
The 25LC020AT-E/OT supports up to 10 MHz clock frequency when VCC is between 4.5 V and 5.5 V. At 2.5–4.5 V, the maximum is 5 MHz, and at 1.8–2.5 V it drops to 3 MHz. These AC timing limits are defined in Table 1-2 of DS21833G and apply directly to the 25LC020AT-E/OT variant.
Does the 25LC020AT-E/OT include hardware write protection?
Yes, the 25LC020AT-E/OT includes dedicated hardware write protection via the WP pin (Pin 5). When WP is driven low, all writes to memory and the STATUS register are disabled regardless of the WEL bit state. This feature is confirmed in Section 2.3 and Table 2-4 of the DS21833G datasheet.
What package type does the 25LC020AT-E/OT use?
The 25LC020AT-E/OT uses the X-rotated TSSOP-6 (OT) package: a 6-pin, 1.5 mm × 1.2 mm body with 0.5 mm pitch and 0.55 mm max height. Pin mapping matches Figure 3-1 and Table 3-1 in DS21833G, with HOLD on Pin 1 and VSS on Pin 6.
How many write/erase cycles can the 25LC020AT-E/OT endure?
The 25LC020AT-E/OT is rated for 1,000,000 erase/write cycles at 25°C and VCC = 5.5 V, as specified in Table 1-3 (Param. 21) of DS21833G. Endurance decreases at elevated temperatures and lower voltages, with characterization data available in Microchip's Total Endurance™ Model.
Is the 25LC020AT-E/OT compatible with standard SPI Mode 0,0?
Yes, the 25LC020AT-E/OT operates in SPI Mode 0,0 (CPOL = 0, CPHA = 0): data is sampled on the rising edge of SCK and output on the falling edge. This is explicitly confirmed in Section 2.1 and Figure 1-2 of DS21833G, and applies identically to the 25LC020AT-E/OT variant.
25LC020AT-E/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
25LC020AT-E/OT FAQ
1.How can I place an order for 25LC020AT-E/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC020AT-E/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC020AT-E/OT reliable?
The price and inventory of 25LC020AT-E/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC020AT-E/OT is usually 5 days.
3.What payment methods are accepted for 25LC020AT-E/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC020AT-E/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC020AT-E/OT?
25LC020AT-E/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC020AT-E/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC020AT-E/OT?
For technical support, including 25LC020AT-E/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC020AT-E/OT requirements.
6.How does Aetrix verify that 25LC020AT-E/OT is sourced from the original manufacturer or authorized distributors?
All 25LC020AT-E/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC020AT-E/OT meets industry standards.
7.What is the process for return or replacement of 25LC020AT-E/OT?
All 25LC020AT-E/OT units undergo pre-shipment inspection (PSI). If there is an issue with 25LC020AT-E/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC020AT-E/OT part is unused and in its original packaging.
Return procedure for 25LC020AT-E/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC020AT-E/OT Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
