Microchip Technology 25LC020AT-I/OT
- Part No.:
- 25LC020AT-I/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
25LC020AT-I/OT.pdf
- Description:
- IC EEPROM 2KBIT SPI SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:15,286
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC020AT-I/OT from Microchip Technology Inc. is a 2 Kbit (256 × 8) SPI Serial EEPROM with 16-byte page write capability, 10 MHz max clock frequency, and industrial temperature range (–40°C to +85°C). It features hardware write protection (WP pin), HOLD functionality for interrupt-safe serial communication, and block-level write protection (none/¼/½/all array). Used in embedded systems for storing calibration data, configuration settings, and firmware parameters.
For engineers reviewing the 25LC020AT-I/OT datasheet, 25LC020AT-I/OT pinout, 25LC020AT-I/OT application, or 25LC020AT-I/OT equivalent, key selection criteria include VCC range (2.5–5.5V), standby current (≤5 µA at +125°C), endurance (1 million erase/write cycles), data retention (>200 years), and compatibility with standard SPI Mode 0,0 and Mode 1,1 interfaces.
Technical Context
The 25LC020AT-I/OT implements a true SPI-compatible interface with separate SI (data in) and SO (data out) lines, CS-controlled selection, and SCK-synchronized transfers. It supports both byte and page write modes, with internal self-timed write cycles completing in ≤5 ms.
Its architecture includes a nonvolatile STATUS register with WIP, WEL, BP0, and BP1 bits for real-time write status monitoring and configurable block protection. The HOLD pin enables pausing of ongoing serial sequences without resetting state, allowing host microcontrollers to service higher-priority interrupts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 2 Kbit (256 × 8-bit organization), sufficient for small configuration tables or device ID storage |
| Interface | SPI-compatible serial bus (Mode 0,0 and Mode 1,1), requiring only CS, SCK, SI, SO, WP, HOLD, VCC, VSS |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5V - enables fast read/write throughput up to 1.25 MB/s theoretical burst rate |
| Write Cycle Time | ≤5 ms per byte or page - defines minimum delay before polling WIP bit or initiating next operation |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention - validated for long-life industrial deployments |
| Supply Voltage | 2.5V to 5.5V - compatible with 3.3V and 5V logic systems without level shifting |
| Standby Current | ≤5 µA at +125°C - critical for battery-backed or low-power always-on applications |
Pinout & Package
25LC020AT-I/OT is packaged in 6-lead SOT-23 (OT suffix), a space-constrained surface-mount package measuring 2.9 mm × 1.6 mm × 1.1 mm with gull-wing leads. Pin 1 is marked by laser indentation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VSS | Ground reference | Return path for all internal circuitry; must be connected to system GND plane for noise immunity and proper biasing |
| VDD | Power supply input | Accepts 2.5–5.5V; decoupling capacitor (0.1 µF) required within 5 mm for stable operation during write cycles |
| CS | Chip Select input | Active-low enable; falling edge initiates command sequence; rising edge triggers internal write if valid WRITE command was issued |
| SO | Serial Data Output | Tri-state open-drain output; high-impedance when CS = high or HOLD = low; outputs MSB-first data on SCK falling edge |
| WP | Write-Protect input | Hardware lock: low = full array and STATUS register write disabled regardless of WEL state; no effect on ongoing writes |
| HOLD | Serial communication suspend | Active-low pause: must be asserted while SCK = low; places SI/SO/SCK in high-Z; resumes from exact byte position on deassertion |
Key Features
| Feature | Design Value |
|---|---|
| Page Write Mode (16 bytes) | Reduces firmware overhead by enabling multi-byte writes within same physical page - avoids 16× individual write cycle delays |
| Block Write Protection | Configurable via STATUS register (BP0/BP1) to protect none, upper 1/4 (C0h–FFh), upper 1/2 (80h–FFh), or entire array - prevents accidental corruption of critical sectors |
| Power-On Write Disable | WEL latch resets at power-up, requiring explicit WREN instruction before any write - eliminates spurious writes during brown-out or reset |
| HOLD Functionality | Enables deterministic interruption of SPI transactions without loss of state - essential for real-time OS contexts where latency must be bounded |
| ESD Robustness | ≥4 kV HBM rating on all pins - ensures reliability in handling-sensitive industrial assembly and field-replaceable modules |
Applications
| Industrial Sensor Calibration Storage | Medical Device Configuration Memory |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients and linearization tables in pressure, temperature, or flow sensors operating across –40°C to +85°C. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed at power-up and during field recalibration; SPI interface synchronized to host MCU clock. Use Value: Enables single-pass calibration with guaranteed 200-year data retention and 1M-cycle endurance for periodic field updates. | Use Scenario: Holding user-selectable therapy parameters, device serial number, and usage logs in portable infusion pumps and diagnostic handhelds. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter vault; WP pin hardwired to prevent runtime modification of safety-critical settings. Use Value: Meets IEC 62304 Class B software requirements via hardware-enforced write protection and verified 1M-cycle reliability. |
| Automotive Body Control Module (BCM) | Smart Energy Meter Firmware Patch Storage |
Use Scenario: Storing seat/mirror position presets, lighting profiles, and door lock configurations in 12V automotive BCMs with transient-suppressed 5V rails. IC Role / Device Role / Timing Role: SPI-configurable memory interfaced to 8/16-bit automotive MCUs; operates across extended temperature range with robust ESD tolerance. Use Value: Qualified for industrial temp grade (I), supporting AEC-Q100-qualified designs without derating; 2.5V min VCC accommodates cold-crank conditions. | Use Scenario: Storing encrypted firmware patch images and update metadata in ANSI C12.22-compliant smart meters deployed in utility substations. IC Role / Device Role / Timing Role: Secure boot auxiliary storage; HOLD pin used to freeze SPI bus during cryptographic signature verification. Use Value: 5 µA standby current extends battery life during 10-year meter deployment; page write mode accelerates field firmware updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA020AT-I/OT | 1.8–5.5V VCC range; supports lower-voltage operation down to 1.8V; identical pinout and instruction set | Preferred for battery-powered or mixed-voltage systems where 1.8V operation is required | Select when system VCC may dip below 2.5V; otherwise 25LC020AT-I/OT offers tighter VCC min specification for 3.3V/5V-only designs |
| AT25020B-SSHL-T | Same 2 Kbit density and SPI interface; 2.5–5.5V VCC; 5 ms max write time; but lacks HOLD pin and uses different STATUS register layout | Requires firmware adaptation for HOLD suspension and STATUS bit mapping; no hardware pause capability | Choose only if HOLD functionality is unused and legacy AT25xx codebase integration is prioritized over feature parity |
Compared with 25AA020AT-I/OT and AT25020B-SSHL-T, the 25LC020AT-I/OT provides optimal balance of industrial temperature support, hardware write protection, and HOLD-based interrupt handling - making it the preferred choice for new designs requiring robust, interrupt-safe configuration storage.
Availability
25LC020AT-I/OT is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, automotive body control modules, and smart energy meter applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for 25LC020AT-I/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC020A family is designed specifically for reliable, low-power nonvolatile data storage in resource-constrained embedded systems - emphasizing SPI simplicity, industrial-grade reliability, and hardware-assisted data integrity.
FAQ
What is the maximum clock frequency supported by the 25LC020AT-I/OT?
The 25LC020AT-I/OT supports up to 10 MHz clock frequency when VCC is 4.5V to 5.5V. At 2.5V ≤ VCC < 4.5V, the maximum is 5 MHz, and at 1.8V ≤ VCC < 2.5V it is 3 MHz. These limits ensure timing compliance across voltage and temperature ranges. The 25LC020AT-I/OT datasheet specifies AC characteristics including setup/hold times referenced to these frequencies.
Does the 25LC020AT-I/OT require external pull-up resistors on its SO or WP pins?
No, the 25LC020AT-I/OT does not require external pull-ups on SO (it is actively driven and tri-stated) or WP (it has an internal weak pull-up when left unconnected, but Microchip recommends explicit routing to VCC or GND for deterministic behavior). The 25LC020AT-I/OT datasheet confirms WP is active-low and internally biased, though hardwiring is advised for safety-critical applications.
How does the HOLD function operate on the 25LC020AT-I/OT during an active SPI transaction?
The HOLD pin on the 25LC020AT-I/OT suspends serial communication mid-transaction when pulled low while SCK is low. SI, SO, and SCK enter high-impedance states, and the device retains internal state (address pointer, instruction phase). Resuming requires bringing HOLD high while SCK remains low. This behavior is fully documented in the 25LC020AT-I/OT functional description and timing diagrams.
Can the 25LC020AT-I/OT be used in automotive applications requiring AEC-Q100 qualification?
The 25LC020AT-I/OT is rated for Industrial temperature (–40°C to +85°C) and is not AEC-Q100 qualified. For automotive use, Microchip offers the 25LC020A-E/OT variant (E grade, –40°C to +125°C), which is AEC-Q100 Grade 3 qualified. The 25LC020AT-I/OT itself is intended for industrial and commercial systems, not under-hood automotive environments.
What happens to the write enable latch after a successful write operation on the 25LC020AT-I/OT?
After a successful byte, page, or STATUS register write, the write enable latch (WEL) in the 25LC020AT-I/OT is automatically reset to '0'. This prevents unintended subsequent writes and requires reissuing the WREN instruction before any further write attempt. This behavior is explicitly defined in the 25LC020AT-I/OT functional description and confirmed in the STATUS register documentation.
25LC020AT-I/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 256 x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
25LC020AT-I/OT FAQ
1.How can I place an order for 25LC020AT-I/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC020AT-I/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC020AT-I/OT reliable?
The price and inventory of 25LC020AT-I/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC020AT-I/OT is usually 5 days.
3.What payment methods are accepted for 25LC020AT-I/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC020AT-I/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC020AT-I/OT?
25LC020AT-I/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC020AT-I/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC020AT-I/OT?
For technical support, including 25LC020AT-I/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC020AT-I/OT requirements.
6.How does Aetrix verify that 25LC020AT-I/OT is sourced from the original manufacturer or authorized distributors?
All 25LC020AT-I/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC020AT-I/OT meets industry standards.
7.What is the process for return or replacement of 25LC020AT-I/OT?
All 25LC020AT-I/OT units undergo pre-shipment inspection (PSI). If there is an issue with 25LC020AT-I/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC020AT-I/OT part is unused and in its original packaging.
Return procedure for 25LC020AT-I/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC020AT-I/OT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
