Microchip Technology 25LC080AT-E/MS
- Part No.:
- 25LC080AT-E/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
25LC080AT-E/MS.pdf
- Description:
- IC EEPROM 8KBIT SPI 10MHZ 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:5,347
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC080AT-E/MS from Microchip Technology Inc. is an 8 Kbit SPI Serial EEPROM with 1024 × 8-bit organization, 16-byte page size, and 2.5–5.5 V supply range. It features hardware write protection via WP pin, HOLD functionality for interrupt-safe bus suspension, and operates across -40°C to +125°C (Automotive E-temp grade) in an 8-lead MSOP package. It is used for nonvolatile parameter storage in automotive engine control units.
For engineers reviewing the 25LC080AT-E/MS datasheet, 25LC080AT-E/MS pinout, 25LC080AT-E/MS application, or 25LC080AT-E/MS equivalent, key selection criteria include its Automotive-grade temperature rating, 16-byte page write capability, WPEN-controlled hardware write protection, and compatibility with standard SPI Mode 0,0 and Mode 1,1 interfaces.
Technical Context
The 25LC080AT-E/MS implements a synchronous SPI interface with separate SI (data-in) and SO (data-out) lines, supporting clock frequencies up to 10 MHz at 4.5–5.5 V. Its internal architecture includes a write-enable latch, status register with WIP/WEL/BP0/BP1 bits, and page latches enabling 16-byte burst writes within a single physical page boundary.
It uses self-timed internal erase/write cycles (max 5 ms), supports sequential read with automatic address increment, and provides three levels of block write protection (none, upper 1/4, upper 1/2, or full array) controlled by BP0/BP1 bits in the nonvolatile status register. The HOLD pin suspends ongoing serial transfers without resetting the sequence, allowing host MCU to service higher-priority interrupts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 8 Kbit (1024 × 8-bit), sufficient for firmware configuration tables or calibration data in ECUs |
| Interface | SPI-compatible serial bus (Mode 0,0 and Mode 1,1), requiring only CS, SCK, SI, SO, WP, HOLD |
| Page Size | 16 bytes - defines maximum contiguous write length before wraparound occurs at page boundary |
| Write Cycle Time | ≤5 ms - determines minimum time between successive write commands; no external delay needed |
| Endurance | 1,000,000 erase/write cycles - supports frequent recalibration or logging in industrial controllers |
| Data Retention | >200 years at +85°C - ensures long-term reliability in automotive under-hood applications |
| Temperature Range | -40°C to +125°C (Automotive E grade) - qualified for engine control, transmission, and ADAS modules |
| VCC Range | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V logic domains without level shifting |
Pinout & Package
8-Lead MSOP (Micro Small Outline Package), 3.0 mm × 4.9 mm body, 0.65 mm pitch, Pb-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select Input | Active-low enable; deselecting places SO in high-impedance state for multi-device SPI bus sharing |
| SO (Pin 2) | Serial Data Output | Tri-stated when CS high or HOLD low; outputs data on falling edge of SCK during read |
| WP (Pin 3) | Write-Protect Pin | Hardware lock for status register when WPEN = 1; no effect on memory writes unless WPEN enabled |
| VSS (Pin 4) | Ground Reference | Primary return path for all I/O and core circuitry; must be low-impedance connection |
| SI (Pin 5) | Serial Data Input | Latches instruction, address, and write data on rising edge of SCK; requires setup/hold timing compliance |
| SCK (Pin 6) | Serial Clock Input | Master-generated clock; defines timing for SI sampling and SO output transitions |
| HOLD (Pin 7) | Hold Input | Pauses active SPI transfer without losing internal state; must be asserted while SCK is low |
| VCC (Pin 8) | Supply Voltage | Power input for core and I/O; bypass capacitor required near pin for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Block Write Protection | Selectively locks none, upper 1/4 (0300h–03FFh), upper 1/2 (0200h–03FFh), or full array (0000h–03FFh) via BP0/BP1 bits |
| Hardware Write Protection | WP pin + WPEN bit enables hardware-level lock of status register, preventing accidental reconfiguration |
| HOLD Functionality | Allows interruption of ongoing SPI transaction (e.g., during MCU interrupt servicing) without restarting communication |
| Low-Power Standby | 1 μA max standby current at 2.5 V enables battery-backed operation in always-on automotive modules |
| ESD Robustness | >4000 V HBM protects against handling damage and board-level transients in manufacturing and field environments |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing adaptive fuel trim values, misfire counters, and diagnostic trouble codes (DTCs) that persist across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration and event logging memory interfaced directly to MCU's SPI peripheral. Use Value: Automotive-grade temperature rating and 1M-cycle endurance ensure reliable operation over 15+ years in under-hood environments. | Use Scenario: Saving camera calibration offsets, radar sensor alignment parameters, and lane-departure warning thresholds. IC Role / Device Role / Timing Role: Parameter retention memory accessed during boot-up and runtime reconfiguration of vision/radar processing units. Use Value: HOLD pin support allows safe parameter updates during real-time sensor fusion processing without bus contention. |
| Industrial PLC I/O Module | Medical Infusion Pump |
Use Scenario: Holding device-specific calibration coefficients, network node IDs, and firmware update flags in modular automation hardware. IC Role / Device Role / Timing Role: Configuration store for field-replaceable I/O cards communicating via isolated SPI backplane. Use Value: 16-byte page writes reduce transaction overhead versus byte-wise programming, accelerating module initialization. | Use Scenario: Securing drug library metadata, dose history logs, and user-access permissions in battery-powered therapeutic devices. IC Role / Device Role / Timing Role: Tamper-resistant storage for safety-critical settings, leveraging WP pin and BP bits to prevent unauthorized modification. Use Value: >200-year data retention guarantees integrity of treatment records throughout product lifecycle and regulatory audit periods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25LC080AT-I/MS | Same 8 Kbit capacity and MSOP-8 package, but rated for Industrial (-40°C to +85°C) rather than Automotive (-40°C to +125°C) temperature range | Not qualified for under-hood automotive use; suitable for industrial control panels or consumer electronics | Select 25LC080AT-I/MS only if ambient operating temperature remains ≤+85°C and AEC-Q100 qualification is not required |
| AT25080B-MAHL-T | 8 Kbit SPI EEPROM with 32-byte page size, 1.8–5.5 V VCC, and -40°C to +125°C rating; different pinout (SOIC-8 vs MSOP-8) and command set | Requires PCB layout change due to SOIC-8 footprint and lacks HOLD pin; supports faster 20 MHz clock at 5 V | Choose AT25080B-MAHL-T only when larger page size improves system throughput and SOIC-8 packaging is acceptable |
Compared with 25LC080AT-E/MS, the 25LC080AT-I/MS sacrifices automotive temperature qualification for identical functionality at lower cost, while the AT25080B-MAHL-T trades HOLD support and MSOP-8 compatibility for higher clock speed and larger page buffer - both require design validation for timing, protection, and layout impact.
Availability
25LC080AT-E/MS is available at Aetrix Electronics and suitable for automotive powertrain systems, industrial programmable logic controllers, and medical infusion devices requiring stable component supply across extended product lifecycles.
Supply support for 25LC080AT-E/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona.
The 25LC080A/B family is designed specifically for robust, low-power nonvolatile data storage in automotive, industrial, and medical applications where SPI interface simplicity and AEC-Q100-compliant reliability are essential.
FAQ
What is the maximum clock frequency supported by the 25LC080AT-E/MS?
The 25LC080AT-E/MS supports up to 10 MHz SPI clock frequency when VCC is 4.5–5.5 V. At 2.5–4.5 V, the maximum clock drops to 5 MHz, and at 1.8–2.5 V (not applicable to this part), it would be 3 MHz. These limits are defined in Table 1-2 AC Characteristics and ensure reliable setup/hold timing compliance across voltage and temperature ranges.
Does the 25LC080AT-E/MS support page write operations, and what is the page size?
Yes, the 25LC080AT-E/MS supports page write operations with a fixed 16-byte page size, as confirmed in the Device Selection Table and Section 2.3. Page writes allow up to 16 consecutive bytes to be loaded before triggering the internal 5 ms write cycle, improving efficiency over byte-wise programming - but crossing a 16-byte boundary causes wraparound within the same page.
How does hardware write protection work on the 25LC080AT-E/MS?
Hardware write protection on the 25LC080AT-E/MS requires both the WP pin (Pin 3) to be driven low AND the WPEN bit (Status Register Bit 7) to be set high. When both conditions are met, writes to the nonvolatile status register are blocked. Memory array writes remain enabled unless additionally restricted by BP0/BP1 bits. This dual-control mechanism prevents accidental status register corruption in automotive environments.
What is the purpose of the HOLD pin on the 25LC080AT-E/MS, and how must it be used?
The HOLD pin on the 25LC080AT-E/MS pauses ongoing SPI communication without resetting the internal state, allowing the host MCU to service higher-priority interrupts. To activate HOLD, the pin must be pulled low while SCK is low; resuming requires bringing HOLD high while SCK remains low. During HOLD, SI, SCK, and SO enter high-impedance states and are ignored except for CS.
Is the 25LC080AT-E/MS qualified for automotive applications, and what evidence supports this?
Yes, the 25LC080AT-E/MS is qualified for automotive applications. The "E" suffix in the part number denotes the Automotive temperature grade (-40°C to +125°C), explicitly listed in the Device Selection Table. It meets AEC-Q100 stress test requirements per Microchip's qualification program, and its packaging (MSOP-8) and electrical specs (e.g., 4 kV ESD, 1M-cycle endurance) align with automotive reliability standards.
25LC080AT-E/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
25LC080AT-E/MS FAQ
1.How can I place an order for 25LC080AT-E/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC080AT-E/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC080AT-E/MS reliable?
The price and inventory of 25LC080AT-E/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC080AT-E/MS is usually 5 days.
3.What payment methods are accepted for 25LC080AT-E/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC080AT-E/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC080AT-E/MS?
25LC080AT-E/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC080AT-E/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC080AT-E/MS?
For technical support, including 25LC080AT-E/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC080AT-E/MS requirements.
6.How does Aetrix verify that 25LC080AT-E/MS is sourced from the original manufacturer or authorized distributors?
All 25LC080AT-E/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC080AT-E/MS meets industry standards.
7.What is the process for return or replacement of 25LC080AT-E/MS?
All 25LC080AT-E/MS units undergo pre-shipment inspection (PSI). If there is an issue with 25LC080AT-E/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC080AT-E/MS part is unused and in its original packaging.
Return procedure for 25LC080AT-E/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC080AT-E/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

