Microchip Technology 25LC080AT-I/MS
- Part No.:
- 25LC080AT-I/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
25LC080AT-I/MS.pdf
- Description:
- IC EEPROM 8KBIT SPI 10MHZ 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,355
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC080AT-I/MS from Microchip Technology Inc. is an 8 Kbit SPI Serial EEPROM with 1024 × 8-bit organization, 16-byte page size, and 2.5–5.5 V supply range. It features hardware write protection via WP pin, HOLD suspend functionality, and operates across -40°C to +85°C industrial temperature range in an 8-lead MSOP package. Used for firmware storage, calibration data retention, and configuration parameter backup in microcontroller-based embedded systems.
For engineers reviewing the 25LC080AT-I/MS datasheet, 25LC080AT-I/MS pinout, 25LC080AT-I/MS application, or 25LC080AT-I/MS equivalent, this page delivers verified electrical specs (max 10 MHz clock, 5 ms write cycle), package mapping (MSOP-8), pin-level functional roles, real-world use scenarios, and two validated alternative parts with documented technical and application differences.
Technical Context
The 25LC080AT-I/MS implements a standard SPI Mode 0,0 or Mode 1,1 interface with separate SI (data-in) and SO (data-out) lines, requiring CS, SCK, and optional HOLD/WP control. Its internal architecture includes a write-enable latch, status register with WIP/WEL/BP bits, and page latches enabling 16-byte burst writes within aligned physical pages.
It supports sequential read with automatic address increment, self-timed erase/write cycles, and block protection covering none, 1/4, 1/2, or all of the 0000h–03FFh memory array. Power-on defaults include standby mode, reset write-enable latch, and high-impedance SO output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 8 Kbit (1024 × 8-bit), sufficient for bootloader config, sensor calibration tables, or small firmware patches |
| Interface | SPI-compatible serial bus (Mode 0,0 / 1,1), no I²C or UART conversion required |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5 V, enabling fast read/write transfers in time-critical applications |
| Page Size | 16 bytes - defines maximum contiguous write length without crossing physical page boundary |
| Write Cycle Time | 5 ms max internal self-timed write - eliminates need for external timing control or polling overhead |
| Endurance & Retention | 1,000,000 erase/write cycles and >200 years data retention - suitable for field-updatable systems |
| Supply Voltage | 2.5–5.5 V - compatible with 3.3 V and 5 V logic domains without level shifting |
| Operating Temp | -40°C to +85°C (Industrial grade) - qualified for industrial control, metering, and automotive body electronics |
Pinout & Package
8-Lead MSOP (Micro Small Outline Package), 3.00 mm × 4.90 mm body, 0.65 mm pitch, Pb-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select Input | Active-low enable; must be low for instruction/address/data transfer; high-Z SO when deasserted |
| SO (Pin 2) | Serial Data Output | Tri-state output; data shifted out on falling edge of SCK during read; high-impedance when CS high or HOLD low |
| WP (Pin 3) | Write-Protect Pin | Hardware lock for Status Register writes when WPEN bit = 1; no effect on memory writes unless enabled |
| VSS (Pin 4) | Ground Reference | Primary return path for VCC current and signal references; requires low-impedance PCB connection |
| SI (Pin 5) | Serial Data Input | Data-in line; latches instruction, address, and write data on rising edge of SCK |
| SCK (Pin 6) | Serial Clock Input | Master-generated clock; synchronizes all SI/SO transitions; must be low before asserting HOLD |
| HOLD (Pin 7) | Hold Input | Suspends ongoing SPI transaction without resetting state; allows host to service higher-priority interrupts |
| VCC (Pin 8) | Supply Voltage | 2.5–5.5 V power input; requires local 0.1 µF ceramic decoupling capacitor near pin |
Key Features
| Feature | Design Value |
|---|---|
| Block Write Protection | Selectable protection of none, upper 1/4 (0300h–03FFh), upper 1/2 (0200h–03FFh), or full array (0000h–03FFh) |
| Hardware Write-Protect | WP pin + WPEN bit enables robust, tamper-resistant locking of Status Register configuration |
| HOLD Functionality | Pauses SPI communication mid-sequence; resumes from exact byte position after HOLD release |
| Low-Power Standby | 1 µA max ICCS at 2.5 V - extends battery life in always-on monitoring or IoT endpoint devices |
| ESD Robustness | >4000 V HBM - enhances reliability in handling-sensitive industrial assembly environments |
| Pb-Free & RoHS | Compliant packaging meets global environmental regulations for commercial and industrial deployment |
Applications
| Industrial Control Systems | Medical Device Calibration |
|---|---|
|
Use Scenario: Storing PID tuning parameters, sensor offset values, and operational thresholds in PLC I/O modules. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed during boot and runtime via SPI from ARM Cortex-M MCU. Use Value: Enables field recalibration without firmware reflash; 1M endurance supports daily parameter updates over 10+ years. |
Use Scenario: Retaining factory-calibrated ADC gain/offset coefficients and user-adjusted therapy settings in portable infusion pumps. IC Role / Device Role / Timing Role: SPI-connected persistent memory holding safety-critical calibration data with write-protection enabled. Use Value: WP pin + BP bits prevent accidental overwrites; >200-year retention ensures data integrity across device lifetime. |
| Automotive Body Electronics | Smart Energy Meters |
|
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door lock configurations in vehicle body control modules. IC Role / Device Role / Timing Role: Industrial-temp EEPROM interfacing with CAN-connected microcontroller for infotainment-linked settings. Use Value: -40°C to +85°C rating ensures operation in under-hood and cabin environments; HOLD supports interrupt-driven UI response. |
Use Scenario: Storing tariff schedules, metering history logs, and cryptographic keys in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Secure, long-life nonvolatile memory accessed during power-up and periodic data logging cycles. Use Value: Block protection isolates key storage region; 5 ms write time enables fast log commits during voltage brownouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPI Serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA080AT-I/MS | Wider VCC range (1.8–5.5 V); same 16-byte page, 8 Kbit density, and MSOP-8 package | Better suited for mixed-voltage systems (e.g., 1.8 V logic + 3.3 V peripherals); identical pinout and timing | Select when operating below 2.5 V or integrating with ultra-low-power MCUs |
| 25LC080AT-E/MS | Identical electrical specs but rated for -40°C to +125°C (Automotive E-temp grade) | Qualified for under-hood automotive applications; requires AEC-Q100 documentation and extended temp validation | Choose for engine control, ADAS sensors, or other high-temp automotive subsystems |
Compared with 25LC080AT-I/MS, the 25AA080AT-I/MS extends supply flexibility down to 1.8 V while maintaining identical footprint and interface behavior, whereas the 25LC080AT-E/MS retains all specifications but adds automotive-grade temperature qualification and lifecycle traceability.
Availability
25LC080AT-I/MS is available at Aetrix Electronics and suitable for industrial control systems, medical device calibration, and smart energy metering requiring stable component supply, long-term obsolescence management, and RoHS-compliant sourcing.
Supply support for 25LC080AT-I/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC080A/B family is designed for reliable, low-power nonvolatile data storage in resource-constrained embedded systems where SPI interface simplicity, write protection, and industrial temperature operation are critical.
FAQ
What is the maximum SPI clock frequency supported by the 25LC080AT-I/MS?
The 25LC080AT-I/MS supports up to 10 MHz SPI clock frequency when VCC is 4.5–5.5 V. At 2.5–4.5 V, max clock drops to 5 MHz, and at 1.8–2.5 V (not applicable to this 'LC' variant), it would be 3 MHz. These limits ensure setup/hold timing compliance per DS21808D AC characteristics Table 1-2.
Does the 25LC080AT-I/MS require external pull-up resistors on its SPI lines?
The 25LC080AT-I/MS does not require external pull-ups on SI, SCK, or CS - these inputs have CMOS-compatible thresholds and are actively driven by the host. However, SO is open-drain capable only when configured via STATUS register (not default), so standard push-pull SO operation uses host-side pull-up only if shared bus contention exists; typical designs rely on tri-state control via CS.
How does page write operation work in the 25LC080AT-I/MS?
The 25LC080AT-I/MS has a 16-byte page buffer. A page write sends up to 16 bytes starting at an address aligned to a 16-byte boundary (e.g., 0000h, 0010h). If the write crosses the boundary (e.g., start at 000Fh), data wraps to the page start instead of advancing - causing unintended overwrite. Software must enforce alignment or split writes across boundaries.
Can the 25LC080AT-I/MS be used with a 1.8 V microcontroller?
No - the 25LC080AT-I/MS requires minimum VCC of 2.5 V and is not specified for 1.8 V operation. For 1.8 V systems, use the pin-compatible 25AA080AT-I/MS, which shares the same MSOP-8 package, 16-byte page, and industrial temperature rating but supports 1.8–5.5 V supply.
What happens to the 25LC080AT-I/MS during power-up or brownout conditions?
At power-up, the 25LC080AT-I/MS enters standby mode with SO in high-impedance, write-enable latch reset, and internal logic initialized. Built-in power-on/off data protection circuitry prevents spurious writes during voltage ramp-up or drop. The WP pin and status register BP bits remain latched, preserving protection state across cycling.
25LC080AT-I/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
25LC080AT-I/MS FAQ
1.How can I place an order for 25LC080AT-I/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC080AT-I/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC080AT-I/MS reliable?
The price and inventory of 25LC080AT-I/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC080AT-I/MS is usually 5 days.
3.What payment methods are accepted for 25LC080AT-I/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC080AT-I/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC080AT-I/MS?
25LC080AT-I/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC080AT-I/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC080AT-I/MS?
For technical support, including 25LC080AT-I/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC080AT-I/MS requirements.
6.How does Aetrix verify that 25LC080AT-I/MS is sourced from the original manufacturer or authorized distributors?
All 25LC080AT-I/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC080AT-I/MS meets industry standards.
7.What is the process for return or replacement of 25LC080AT-I/MS?
All 25LC080AT-I/MS units undergo pre-shipment inspection (PSI). If there is an issue with 25LC080AT-I/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC080AT-I/MS part is unused and in its original packaging.
Return procedure for 25LC080AT-I/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC080AT-I/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

