Microchip Technology 25LC080B-E/ST
- Part No.:
- 25LC080B-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
25LC080B-E/ST.pdf
- Description:
- IC EEPROM 8KBIT SPI 10MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,006
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC080B-E/ST from Microchip Technology Inc. is an 8 Kbit SPI Serial EEPROM with 32-byte page write capability, 10 MHz max clock frequency, and industrial-automotive temperature range (−40°C to +125°C). It operates from 2.5V–5.5V supply and delivers 1,000,000 erase/write cycles with >200-year data retention - used for firmware storage, calibration data logging, and configuration backup in automotive control modules.
For engineers reviewing the 25LC080B-E/ST datasheet, 25LC080B-E/ST pinout, 25LC080B-E/ST application, or 25LC080B-E/ST equivalent, key selection criteria include page size (32 B), HOLD/CS timing margins, VCC voltage compliance (2.5–5.5 V), WPEN-controlled hardware write protection, and TSSOP-8 package compatibility with high-density PCB layouts.
Technical Context
The 25LC080B-E/ST implements a standard SPI Mode 0,0/Motorola-compatible interface with separate SI/SO lines and active-low CS. Its internal architecture includes a 1024 × 8-bit EEPROM array, page latches, HV generator, and status register with WIP, WEL, BP0/BP1, and WPEN bits.
Write operations require explicit WREN instruction before WRITE or WRSR commands; page writes are bounded to 32-byte physical pages (000h–01Fh, 020h–03Fh, etc.), and crossing boundaries causes wraparound. HOLD pin suspends serial transfer while preserving internal state, enabling interrupt servicing without sequence restart.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 8 Kbit (1024 × 8-bit organization), sufficient for boot code headers or sensor calibration tables |
| Page Size | 32 bytes - enables efficient bulk writes within single-page boundaries; prevents unintended wraparound on cross-page writes |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5 V - supports fast read/write throughput in real-time systems |
| Write Cycle Time | 5 ms max - defines minimum interval between successive write commands; impacts firmware update latency |
| Endurance | 1,000,000 erase/write cycles - ensures reliability in field-updatable applications like EV battery management logs |
| Data Retention | >200 years at +25°C - guarantees long-term integrity of stored configuration or calibration data |
| Operating Temp | −40°C to +125°C (Automotive E grade) - qualified for under-hood and powertrain control unit environments |
| VCC Range | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V microcontroller I/O domains without level shifting |
Pinout & Package
25LC080B-E/ST is housed in an 8-lead TSSOP package (4.4 mm body width, 0.65 mm pitch), RoHS-compliant and Pb-free, optimized for automated SMT assembly and thermal performance in compact automotive modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select Input | Active-low enable; must go high after final data bit to initiate internal 5 ms write cycle; deselects device into standby (SO = high-Z) |
| SO (Pin 2) | Serial Data Output | Tri-state output; data valid after falling edge of SCK; high-Z when CS high or HOLD low |
| WP (Pin 3) | Write-Protect Pin | Hardware lock for Status Register when WPEN = 1; grounded to block SR writes; no effect on memory writes unless WPEN set |
| VSS (Pin 4) | Ground Reference | Primary return path for all digital and internal HV circuits; requires low-impedance connection to system GND plane |
| SI (Pin 5) | Serial Data Input | Latches instruction/address/data on rising edge of SCK; accepts MSB-first SPI frames including READ/WREN/WRITE/RDSR |
| SCK (Pin 6) | Serial Clock Input | Synchronizes all SPI transfers; timing critical for setup/hold (e.g., TCSS min 50 ns at 4.5–5.5 V) |
| HOLD (Pin 7) | Hold Input | Pauses ongoing SPI transfer when pulled low during SCK low; resumes on rising edge of HOLD while SCK remains low |
| VCC (Pin 8) | Supply Voltage | Power input for logic and charge pump; bypass capacitor (0.1 µF) required near pin to stabilize internal HV generation |
Key Features
| Feature | Design Value |
|---|---|
| 32-byte page write | Enables faster bulk programming vs. 16-byte variants; reduces total write cycles needed for 1 kB firmware segment |
| Hardware write protection | WP pin + WPEN bit allows selective lock of Status Register only - preserves memory write capability while securing protection settings |
| HOLD pin functionality | Permits MCU to service higher-priority interrupts mid-transfer without losing SPI state or requiring re-synchronization |
| Block write protection | BP0/BP1 bits support four protection levels (none, upper 1/4, upper 1/2, full array) - ideal for safeguarding bootloader or safety-critical parameters |
| Automotive-grade qualification | Rated −40°C to +125°C with 2.5–5.5 V operation - meets AEC-Q100 stress test requirements for engine control units |
| Low-power standby | 1 µA max ICCS at 2.5 V - minimizes quiescent current in always-on vehicle networks (e.g., CAN gateway sleep mode) |
Applications
| Engine Control Unit (ECU) Calibration Storage | Advanced Driver Assistance System (ADAS) Configuration |
|---|---|
Use Scenario: Storing fuel map coefficients, ignition timing offsets, and OBD-II diagnostic flags subject to periodic field updates. IC Role / Device Role / Timing Role: Nonvolatile configuration store interfaced via SPI to PIC or ARM-based ECU MCU; accessed during startup and runtime parameter tuning. Use Value: 32-byte page writes reduce update time by ~50% vs. 16-byte EEPROMs; automotive temp rating ensures reliability under hood thermal cycling. | Use Scenario: Holding camera alignment offsets, radar sensor fusion weights, and fail-safe thresholds in lane-keeping or automatic emergency braking modules. IC Role / Device Role / Timing Role: Secure parameter vault with hardware write-protection enabled; WP pin tied low to prevent accidental corruption of safety-critical values. Use Value: Block protection (BP1/BP0 = 11) locks entire array during normal operation; endurance supports 10+ years of OTA calibration updates. |
| Electric Vehicle Battery Management System (BMS) | Industrial PLC Firmware Header Storage |
Use Scenario: Recording cell balancing history, thermal derating logs, and SOC calibration deltas across 1,000+ charge cycles. IC Role / Device Role / Timing Role: High-reliability data logger connected to BMS MCU over SPI; HOLD pin used to pause writes during CAN bus arbitration delays. Use Value: >200-year data retention guarantees log integrity over vehicle lifetime; 1M-cycle endurance exceeds typical BMS field life requirements. | Use Scenario: Storing bootloader version ID, hardware revision code, and secure boot public key hash in modular automation controllers. IC Role / Device Role / Timing Role: Immutable firmware metadata store; accessed once per power-on reset; write-protected after factory programming. Use Value: TSSOP-8 footprint fits dense PLC backplane layouts; 2.5–5.5 V VCC range matches industrial 3.3 V/5 V rail availability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25LC080B-I/ST | Same die, Industrial grade (−40°C to +85°C); identical electrical specs and pinout | Not qualified for automotive under-hood use; lower cost where extended temp not required | Select 25LC080B-I/ST for non-automotive industrial control or consumer appliances |
| AT25080B-SSHL-T | 8 Kbit SPI EEPROM, 32-byte page, but 2.7–5.5 V VCC range and no HOLD pin | Lacks HOLD functionality; requires software-managed interrupt handling; different AC timing margins | Choose AT25080B-SSHL-T only if HOLD is unused and VCC ≥ 2.7 V is guaranteed |
Compared with 25LC080B-I/ST, the 25LC080B-E/ST adds automotive temperature qualification and identical functionality; versus AT25080B-SSHL-T, it provides HOLD pin support and wider 2.5 V VCC headroom - critical for brown-out resilience in automotive 12 V systems.
Availability
25LC080B-E/ST is available at Aetrix Electronics and suitable for automotive control units, ADAS modules, and industrial PLCs requiring stable component supply with long lifecycle assurance.
Supply support for 25LC080B-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing infrastructure.
The 25LC080B-E/ST belongs to Microchip's 25XX080A/B family of SPI Serial EEPROMs, engineered for robust nonvolatile data storage in automotive, industrial, and communications systems demanding high endurance and extended temperature operation.
FAQ
What is the maximum clock frequency supported by the 25LC080B-E/ST?
The 25LC080B-E/ST supports up to 10 MHz clock frequency when VCC is 4.5 V to 5.5 V. At 2.5 V ≤ VCC < 4.5 V, the maximum clock drops to 5 MHz, and at 1.8 V ≤ VCC < 2.5 V, it is 3 MHz - though the 25LC080B-E/ST is not rated for 1.8 V operation. These limits ensure reliable setup/hold timing for SI/SO signals per DS21808D Table 1-2.
Does the 25LC080B-E/ST have built-in write protection features?
Yes, the 25LC080B-E/ST includes multiple write protection mechanisms: a write-enable latch (WEL) that must be set before any write, a Write-Protect Enable (WPEN) bit controlling hardware lock via the WP pin, and two Block Protection (BP0/BP1) bits enabling selective protection of none, upper 1/4, upper 1/2, or the full 1024-byte array. All protections are implemented in the 25LC080B-E/ST status register and persist through power cycles.
What package type is used for the 25LC080B-E/ST?
The 25LC080B-E/ST uses an 8-lead TSSOP package (4.4 mm body width, 0.65 mm lead pitch), designated by the "ST" suffix. This RoHS-compliant, Pb-free package offers superior thermal dissipation and board space efficiency compared to SOIC or PDIP, making it ideal for automotive and high-density industrial PCBs.
How many erase/write cycles does the 25LC080B-E/ST guarantee?
The 25LC080B-E/ST guarantees 1,000,000 erase/write cycles per memory location, validated per JEDEC standards. This endurance rating applies across its full operating temperature range (−40°C to +125°C) and supports long-term field deployment in applications such as automotive ECU calibration storage and industrial PLC firmware headers.
Can the 25LC080B-E/ST be used with a 3.3 V microcontroller SPI interface?
Yes, the 25LC080B-E/ST operates reliably with 3.3 V microcontrollers: its VCC range is 2.5 V to 5.5 V, and its input thresholds (VIH1 = 2.0 V min, VIL1 = 0.8 V max at VCC ≥ 2.7 V) are fully compatible with standard 3.3 V CMOS logic levels. No level-shifting circuitry is required when interfacing the 25LC080B-E/ST with 3.3 V SPI masters.
25LC080B-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
25LC080B-E/ST FAQ
1.How can I place an order for 25LC080B-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC080B-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC080B-E/ST reliable?
The price and inventory of 25LC080B-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC080B-E/ST is usually 5 days.
3.What payment methods are accepted for 25LC080B-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC080B-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC080B-E/ST?
25LC080B-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC080B-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC080B-E/ST?
For technical support, including 25LC080B-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC080B-E/ST requirements.
6.How does Aetrix verify that 25LC080B-E/ST is sourced from the original manufacturer or authorized distributors?
All 25LC080B-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC080B-E/ST meets industry standards.
7.What is the process for return or replacement of 25LC080B-E/ST?
All 25LC080B-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 25LC080B-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC080B-E/ST part is unused and in its original packaging.
Return procedure for 25LC080B-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC080B-E/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
