Microchip Technology 25LC080DT-E/ST
- Part No.:
- 25LC080DT-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
25LC080DT-E/ST.pdf
- Description:
- IC EEPROM 8KBIT SPI 10MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,392
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC080DT-E/ST from Microchip Technology is an 8 Kbit SPI Serial EEPROM with 1024 × 8-bit organization, 32-byte page size, and industrial-automotive temperature support (–40°C to +125°C). It operates from 2.5V to 5.5V, supports up to 10 MHz clock frequency, and delivers 5 mA read/write current at 5.5V - used for nonvolatile configuration storage in automotive control modules.
For engineers reviewing the 25LC080DT-E/ST datasheet, 25LC080DT-E/ST pinout, 25LC080DT-E/ST application, or 25LC080DT-E/ST equivalent, key selection criteria include page-write capability (32 bytes), hardware write protection via WP pin and STATUS register, HOLD functionality for interrupt-safe SPI pausing, and AEC-Q100-relevant automotive-grade reliability (1M endurance, >200-year data retention).
Technical Context
The 25LC080DT-E/ST implements a standard SPI Mode 0,0/Master-Slave interface with separate SI (data-in) and SO (data-out) lines, requiring CS, SCK, and optional HOLD/WP control. Its internal architecture includes a page latch buffer, HV generator for EEPROM programming, and status register with WIP, WEL, BP0/BP1, and WPEN bits.
Write operations require explicit WREN instruction followed by WRITE command and address; CS must go high after final data bit to trigger self-timed 5 ms internal write cycle. Block protection allows selective write-disable of 0%, 25%, 50%, or 100% of memory array via BP0/BP1 bits, while hardware write protection engages only when WP = low AND WPEN = 1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 8 Kbit (1024 × 8-bit) - provides sufficient space for firmware boot parameters, calibration data, or device identity storage in compact embedded systems. |
| Interface | SPI-compatible serial bus (Mode 0,0) - enables direct connection to MCU SPI peripherals without level-shifting or protocol translation. |
| Page Size | 32 bytes - allows efficient bulk writes within single-page boundaries; crossing page boundary wraps data instead of advancing, requiring software address alignment. |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5V - supports high-speed configuration reads during system boot or runtime parameter updates. |
| Write Cycle Time | 5 ms max internal - defines minimum interval between successive write commands; status polling (RDSR) required to confirm completion before next access. |
| Endurance & Retention | 1 million erase/write cycles, >200 years data retention - validated for long-life deployment in automotive ECUs and industrial controllers with infrequent but critical updates. |
| Supply Voltage | 2.5V to 5.5V - compatible with 3.3V and 5V logic domains, eliminating need for external voltage translators in mixed-supply designs. |
| Temperature Range | –40°C to +125°C (Automotive E grade) - qualified for under-hood and powertrain applications where thermal stress exceeds commercial/industrial limits. |
Pinout & Package
25LC080DT-E/ST is housed in an 8-lead TSSOP package (4.4 mm body width, 0.65 mm pitch), RoHS-compliant and Pb-free, with moisture sensitivity level (MSL) 1 per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select Input | Active-low enable signal; must be held low for full SPI transaction; rising edge initiates internal write cycle after valid WRITE sequence. |
| SO (Pin 2) | Serial Data Output | Tri-state output delivering memory contents on falling edge of SCK; enters high-Z when CS high or HOLD low. |
| WP (Pin 3) | Hardware Write-Protect Input | Active-low pin enabling nonvolatile block protection only when WPEN bit = 1; otherwise ignored - allows safe board-level grounding. |
| VSS (Pin 4) | Ground Reference | Primary return path for all internal circuitry; requires low-impedance connection to system ground plane to maintain noise immunity. |
| SI (Pin 5) | Serial Data Input | Accepts instructions, addresses, and write data on rising edge of SCK; latched synchronously to clock for reliable command decoding. |
| SCK (Pin 6) | Serial Clock Input | Master-generated clock driving all SPI timing; rise/fall times ≤ 2 µs required for 10 MHz operation across full voltage/temperature range. |
| HOLD (Pin 7) | Transaction Pause Control | Active-low input suspending ongoing SPI communication without resetting state; must be asserted while SCK = low to avoid metastability. |
| VCC (Pin 8) | Power Supply | Core supply input (2.5–5.5V); bypass capacitor (≥ 100 nF) required near pin to suppress switching noise during write cycles. |
Key Features
| Feature | Design Value |
|---|---|
| 32-byte page write | Enables efficient firmware patching or multi-parameter saves in single SPI transaction - reduces host CPU overhead vs. byte-by-byte writes. |
| Hardware + software write protection | Combines WP pin (board-level control) with BP0/BP1 bits (field-programmable partitioning) to prevent accidental corruption of critical calibration or security keys. |
| HOLD pin for interrupt handling | Permits MCU to service higher-priority interrupts mid-transaction without losing SPI context - eliminates need for full retransmission on resume. |
| Self-timed 5 ms write cycle | Removes requirement for precise host timing control; status polling (WIP bit) provides deterministic completion detection independent of VCC or temperature drift. |
| AEC-Q100-aligned automotive qualification | Validated for –40°C to +125°C operation with 1M endurance and >200-year retention - meets functional safety requirements for ASIL-B supporting systems. |
| Low-power standby mode | Draws only 1 µA at +85°C (5.5V), enabling always-on configuration storage in battery-backed or energy-harvesting applications without significant drain. |
Applications
| Automotive Engine Control Unit (ECU) | Industrial PLC Configuration Storage |
|---|---|
|
Use Scenario: Storing fuel map calibration tables, sensor offset values, and fault code history in engine management systems subject to wide thermal cycling. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfacing directly with PIC® or ARM-based ECU microcontrollers via SPI. Use Value: Automotive-grade temperature range (–40°C to +125°C) and 1M endurance ensure reliable parameter retention over 15+ year vehicle lifetimes despite repeated reprogramming during service. |
Use Scenario: Holding I/O mapping definitions, ladder logic checksums, and user-defined alarm thresholds in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: SPI EEPROM providing secure, field-updatable storage for runtime-critical control parameters. Use Value: Hardware write protection (WP pin + WPEN bit) prevents unauthorized modification during maintenance, while 32-byte page writes accelerate firmware update cycles. |
| Medical Infusion Pump Settings | Smart Energy Meter Calibration Data |
|
Use Scenario: Retaining drug delivery profiles, dose limits, and operator audit logs in battery-powered infusion pumps requiring FDA-compliant data integrity. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile memory storing safety-critical operational parameters accessible via microcontroller SPI interface. Use Value: >200-year data retention and built-in power-on write disable guarantee parameter persistence across device shelf life and repeated sterilization cycles. |
Use Scenario: Storing meter-specific ADC gain/offset coefficients, tariff schedules, and cryptographic keys in ANSI C12.22-compliant smart electricity meters. IC Role / Device Role / Timing Role: Secure configuration storage with dual-layer protection (STATUS register BP bits + WP pin) against firmware corruption during OTA updates. Use Value: 5 ms max write time enables fast calibration updates during production test, while 10 MHz SPI speed supports real-time parameter reads during billing calculations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25LC080D-I/ST | Same 8 Kbit capacity, 32-byte page, and TSSOP-8 package, but rated for Industrial (–40°C to +85°C) not Automotive (–40°C to +125°C) temperature range. | Not qualified for under-hood automotive use; suitable for industrial controls or consumer devices operating within narrower thermal envelope. | Select 25LC080D-I/ST only if ambient temperature remains ≤ +85°C and AEC-Q100 compliance is not required. |
| AT25080B-SSHL-T | 8 Kbit SPI EEPROM with 32-byte page, but uses different status register layout, lacks HOLD pin, and has slower 20 ms max write time. | No HOLD functionality limits interrupt-safe operation; longer write latency increases risk of data loss during power failure. | Choose AT25080B-SSHL-T only when HOLD is unused and design can tolerate extended write blocking; verify BP bit compatibility before firmware porting. |
Compared with 25LC080D-I/ST, the 25LC080DT-E/ST adds automotive temperature qualification and AEC-Q100 alignment; compared with AT25080B-SSHL-T, it offers faster write cycles, integrated HOLD for robust interrupt handling, and tighter write-protection control - making it optimal for safety-critical, thermally demanding, or real-time responsive systems.
Availability
25LC080DT-E/ST is available at Aetrix Electronics and suitable for automotive control units, industrial PLCs, medical infusion pumps, and smart energy meters requiring stable component supply across extended product lifecycles.
Supply support for 25LC080DT-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, serving automotive, industrial, communications, and consumer markets with vertically integrated silicon and development tools.
The 25LC080DT-E/ST belongs to Microchip's 25XX080C/D family of SPI Serial EEPROMs, designed specifically for reliable, low-power nonvolatile storage in resource-constrained embedded systems requiring AEC-Q100-compliant components.
FAQ
What is the maximum clock frequency supported by the 25LC080DT-E/ST?
The 25LC080DT-E/ST supports up to 10 MHz SPI clock frequency when VCC is 4.5V to 5.5V. At 2.5V ≤ VCC < 4.5V, maximum clock drops to 5 MHz, and at 1.8V ≤ VCC < 2.5V (not applicable to this part), it would be 3 MHz. The 25LC080DT-E/ST is specified for 2.5–5.5V operation, so its usable max clock is 10 MHz at nominal 5V supply - confirmed in Table 1-2, Param No. 1 (FCLK).
Does the 25LC080DT-E/ST have a HOLD pin, and how is it used?
Yes, the 25LC080DT-E/ST includes a dedicated HOLD pin (Pin 7) that pauses ongoing SPI communication without resetting the internal state. To activate HOLD, the pin must be pulled low while SCK is low; transitions on SI, SO, and SCK are then ignored until HOLD returns high (also while SCK is low). This feature allows the host MCU to service urgent interrupts and resume exactly where it left off - a capability explicitly documented in Section 2.1 and Figure 1-1 of DS22151B.
What is the page size of the 25LC080DT-E/ST, and why does it matter for write operations?
The 25LC080DT-E/ST has a 32-byte page size, as confirmed in the Device Selection Table and Section 2.3. This means up to 32 bytes can be written in a single page-write command - but all bytes must reside within the same physical page (addresses 000h–01Fh, 020h–03Fh, etc.). Crossing a page boundary causes wraparound, overwriting earlier bytes in the page. Proper software address alignment is therefore essential to avoid unintended data corruption during bulk writes.
How does hardware write protection work on the 25LC080DT-E/ST?
Hardware write protection on the 25LC080DT-E/ST requires both the WP pin (Pin 3) to be low AND the WPEN bit (bit 7 of STATUS register) to be set to 1. When both conditions are met, writes to nonvolatile STATUS register bits (BP0, BP1, WPEN) are blocked - though memory array writes remain enabled unless also disabled via BP bits. This dual-condition design allows safe board-level WP grounding while retaining field configurability of protection levels via software.
Is the 25LC080DT-E/ST qualified for automotive applications, and what evidence supports this?
Yes, the "E" suffix in 25LC080DT-E/ST denotes Automotive temperature grade (–40°C to +125°C), explicitly listed in the Device Selection Table and Table 1-2 AC Characteristics. While DS22151B does not carry full AEC-Q100 test reports, Microchip qualifies "E"-grade parts to automotive reliability standards including 1M endurance and >200-year data retention - and the part is widely deployed in automotive ECUs. The TSSOP package (ST suffix) is also approved for automotive assembly per Microchip's packaging specifications.
25LC080DT-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
25LC080DT-E/ST FAQ
1.How can I place an order for 25LC080DT-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC080DT-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC080DT-E/ST reliable?
The price and inventory of 25LC080DT-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC080DT-E/ST is usually 5 days.
3.What payment methods are accepted for 25LC080DT-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC080DT-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC080DT-E/ST?
25LC080DT-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC080DT-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC080DT-E/ST?
For technical support, including 25LC080DT-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC080DT-E/ST requirements.
6.How does Aetrix verify that 25LC080DT-E/ST is sourced from the original manufacturer or authorized distributors?
All 25LC080DT-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC080DT-E/ST meets industry standards.
7.What is the process for return or replacement of 25LC080DT-E/ST?
All 25LC080DT-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 25LC080DT-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC080DT-E/ST part is unused and in its original packaging.
Return procedure for 25LC080DT-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC080DT-E/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
