Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 25LC1024T-I/SM

Name: 25LC1024T-I/SM
Brand: Microchip Technology
SKU: 25LC1024T-I/SM
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 25LC1024T-I/SM

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.209", 5.30mm Width)

Datasheet:: 25LC1024T-I/SM.pdf

Description:: IC EEPROM 1MBIT SPI 20MHZ 8SOIJ

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,133

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

25LC1024T-I/SM from Microchip Technology Inc. is a 1-Mbit (131,072-byte) SPI serial EEPROM with byte- and page-write capability, 256-byte page size, 20 MHz max clock speed at 4.5–5.5V, and deep power-down current of 1 µA at 2.5V. It supports industrial temperature range (−40°C to +85°C) and is RoHS-compliant and AEC-Q100 qualified for automotive use.

For engineers reviewing the 25LC1024T-I/SM datasheet, 25LC1024T-I/SM pinout, 25LC1024T-I/SM application, or 25LC1024T-I/SM equivalent, key selection considerations include SPI interface timing compliance (e.g., t_CSH = 50 ns min at 2.5V), hardware write protection via WP pin and STATUS register BP bits, sector-level erase granularity (32 KB/sector), and endurance of 1 million erase/write cycles.

Technical Context

The 25LC1024T-I/SM implements a standard SPI Mode 0,0/Master-Slave interface with separate SI (data in) and SO (data out) lines, CS-controlled selection, and HOLD pin for transaction suspension without reset. Its internal architecture includes a 256-byte page latch, status register with WIP/WEL/BP0/BP1/WPEN bits, and HV generator for EEPROM programming.

It supports four erase modes-byte/page write (no pre-erase), page erase (6 ms), sector erase (10 ms), and chip erase (10 ms)-all self-timed and initiated by CS high transition after valid instruction/address/data sequence. Write protection is enforced via both software (WRSR-configured BP bits) and hardware (WP pin active when WPEN=1).

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	1 Mbit (131,072 bytes), organized as 512 pages × 256 bytes - enables efficient firmware parameter storage with page-aligned writes.
Interface	SPI-compatible, Mode 0,0 (CPOL=0, CPHA=0) - interoperable with PIC® and most MCU SPI peripherals without protocol translation.
Max Clock Frequency	20 MHz at V_CC ≥ 4.5V; 10 MHz at 2.5V ≤ V_CC < 5.5V - defines maximum data throughput (up to 2.5 MB/s read) and system clock budgeting.
Write Cycle Time	6 ms max for byte/page write or page erase - determines minimum time host must poll WIP bit or delay before next command.
Endurance & Retention	1 million erase/write cycles; >200 years data retention - suitable for logging, calibration, and configuration storage in long-life embedded systems.
Power Consumption	1 µA deep power-down current at 2.5V; 5–7 mA active read/write current - enables battery-backed operation and low-quiescent-power designs.
Temperature Range	−40°C to +85°C (Industrial grade) - validated for deployment in automotive ECUs, industrial controllers, and outdoor IoT nodes.

Pinout & Package

25LC1024T-I/SM uses an 8-lead SOIJ (Small Outline Integrated Circuit, J-bend) package with 1.27 mm pitch, JEDEC MS-012AC compliant, and exposed pad not present (unlike DFN-S variant). Pin functions are electrically identical across SOIJ, PDIP, and DFN-S packages per Microchip DS20002064E.

Pin/Terminal	Circuit Role	Design Meaning
CS (Pin 1)	Chip Select Input	Active-low enable: drives device into standby when high; initiates command decode on falling edge; must remain low during full SPI frame.
SO (Pin 2)	Serial Data Output	Tri-state open-drain output: outputs memory data or STATUS register bits on falling SCK edge; high-impedance when CS high or HOLD low.
WP (Pin 3)	Write-Protect Input	Hardware lock: disables nonvolatile STATUS register writes when WP=low and WPEN=1; no effect on array reads or volatile operations.
VSS (Pin 4)	Ground Reference	Primary return path for all I/O and core logic; must be low-impedance connection to minimize noise coupling into SPI signaling.
SI (Pin 5)	Serial Data Input	CMOS input: latches instruction/address/data on rising SCK edge; requires setup/hold times (t_SU/t_HD) per AC specs for reliable sampling.
SCK (Pin 6)	Serial Clock Input	Asynchronous master clock: defines timing for SI sampling and SO updates; rise/fall times ≤20 ns required for 20 MHz operation.
HOLD (Pin 7)	Hold Input	Transaction pause control: suspends SPI communication mid-frame when pulled low while SCK=low; resumes on rising edge with SCK=low.
VCC (Pin 8)	Supply Voltage	2.5V–5.5V operating range: powers EEPROM array, logic, and I/O; decoupling capacitor (0.1 µF) required near pin for stable read/write margins.

Key Features

Feature	Design Value
Page-level write with 256-byte buffer	Enables burst writes up to 256 bytes without intermediate CS toggling-reducing bus overhead and improving firmware update efficiency.
Hardware + software write protection	Combines WP pin (physical lock) and BP0/BP1 bits (configurable 0/25%/50%/100% array protection)-prevents accidental corruption in field-deployed systems.
Deep power-down mode (1 µA)	Provides lowest quiescent current state with automatic exit on RDID command-ideal for battery-powered devices requiring infrequent nonvolatile access.
Electronic signature (RDID)	Returns fixed 8-bit ID (0x30) on SO after RDID command-enables runtime device verification and BOM authenticity checks in production firmware.
AEC-Q100 qualification	Validated for automotive applications including engine control, body electronics, and ADAS modules-meets stress testing and reliability requirements per Grade 3.

Applications

Automotive ECU Configuration Storage	Industrial PLC Parameter Backup
Use Scenario: Storing calibration coefficients, fault logs, and trim values in engine control units that undergo frequent power cycling and thermal stress. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to PIC® MCU SPI port; accessed during boot and runtime via RDSR/WREN/READ/WRITE sequences. Use Value: 1M endurance and >200-year retention ensure integrity over vehicle lifetime; AEC-Q100 qualification guarantees operation at −40°C to +85°C under vibration and EMI.	Use Scenario: Preserving user-defined I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation cabinets. IC Role / Device Role / Timing Role: SPI EEPROM acting as persistent parameter store; updated only during commissioning or maintenance via HMI-triggered WRSR/SE/CE commands. Use Value: Sector erase (10 ms) allows selective reinitialization without full chip wipe; WP pin hardens against spurious writes during brown-out conditions.
Medical Device Calibration Data	Smart Meter Firmware Patch Storage
Use Scenario: Holding sensor offset/gain values and regulatory audit trails in portable diagnostic equipment requiring traceable, tamper-resistant storage. IC Role / Device Role / Timing Role: Secure configuration memory with dual-layer protection: WP pin grounded and BP1/BP0 set to protect top sector containing calibration records. Use Value: Hardware write-protection prevents unauthorized modification even if firmware is compromised; ESD rating >4 kV ensures robustness during handling and ESD-prone clinical environments.	Use Scenario: Storing delta patches and version metadata for over-the-air firmware updates in utility smart meters operating on lithium-thionyl chloride batteries. IC Role / Device Role / Timing Role: Low-power nonvolatile scratchpad memory accessed intermittently during update windows; deep power-down mode minimizes leakage during 10-year battery life. Use Value: 1 µA deep power-down current extends battery life; page-write capability enables atomic patch application without erasing entire firmware image.

Automotive ECU Configuration Storage

Industrial PLC Parameter Backup

Use Scenario: Storing calibration coefficients, fault logs, and trim values in engine control units that undergo frequent power cycling and thermal stress.

IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to PIC® MCU SPI port; accessed during boot and runtime via RDSR/WREN/READ/WRITE sequences.

Use Value: 1M endurance and >200-year retention ensure integrity over vehicle lifetime; AEC-Q100 qualification guarantees operation at −40°C to +85°C under vibration and EMI.

Use Scenario: Preserving user-defined I/O mapping, PID tuning parameters, and alarm thresholds in programmable logic controllers deployed in factory automation cabinets.

IC Role / Device Role / Timing Role: SPI EEPROM acting as persistent parameter store; updated only during commissioning or maintenance via HMI-triggered WRSR/SE/CE commands.

Use Value: Sector erase (10 ms) allows selective reinitialization without full chip wipe; WP pin hardens against spurious writes during brown-out conditions.

Medical Device Calibration Data

Smart Meter Firmware Patch Storage

Use Scenario: Holding sensor offset/gain values and regulatory audit trails in portable diagnostic equipment requiring traceable, tamper-resistant storage.

IC Role / Device Role / Timing Role: Secure configuration memory with dual-layer protection: WP pin grounded and BP1/BP0 set to protect top sector containing calibration records.

Use Value: Hardware write-protection prevents unauthorized modification even if firmware is compromised; ESD rating >4 kV ensures robustness during handling and ESD-prone clinical environments.

Use Scenario: Storing delta patches and version metadata for over-the-air firmware updates in utility smart meters operating on lithium-thionyl chloride batteries.

IC Role / Device Role / Timing Role: Low-power nonvolatile scratchpad memory accessed intermittently during update windows; deep power-down mode minimizes leakage during 10-year battery life.

Use Value: 1 µA deep power-down current extends battery life; page-write capability enables atomic patch application without erasing entire firmware image.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AT25DF041A-SSH-T	4-Mbit SPI DataFlash with 512-byte page, 8-bit status register, and 3.3V-only supply (2.7–3.6V); lacks HOLD pin and deep power-down mode.	Better suited for high-density firmware storage but incompatible with 2.5V systems or HOLD-based interrupt handling.	Select only if higher density and faster sequential read are critical and voltage/feature constraints permit.
BR25L020FJ-WE2	256-Kbit SPI EEPROM (1/4 capacity), same 2.5–5.5V range, 20 MHz clock, and SOIJ-8 package; includes built-in power-on reset and 1 µA deep power-down.	Lower density limits use to simpler configurations; identical pinout and timing simplify drop-in replacement where memory footprint permits.	Choose when design can accommodate reduced capacity and seeks proven reliability in automotive-grade SPI EEPROMs.

Compared with AT25DF041A-SSH-T and BR25L020FJ-WE2, the 25LC1024T-I/SM uniquely balances 1-Mbit density, 2.5V compatibility, HOLD functionality, and AEC-Q100 qualification-making it optimal for automotive and industrial systems requiring robust, mid-density nonvolatile storage with real-time suspend capability.

Availability

25LC1024T-I/SM is available at Aetrix Electronics and suitable for automotive ECU development, industrial PLC commissioning, and medical device calibration storage requiring stable component supply across extended product lifecycles.

Supply support for 25LC1024T-I/SM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.

The 25LC1024T-I/SM belongs to Microchip's serial EEPROM product line, designed specifically for reliable, low-power, SPI-based nonvolatile storage in automotive, industrial, and medical applications demanding long-term data integrity and AEC-Q100 compliance.

FAQ

What is the maximum clock frequency supported by the 25LC1024T-I/SM, and how does supply voltage affect it?

The 25LC1024T-I/SM supports up to 20 MHz clock frequency when V_CC is 4.5V to 5.5V, and up to 10 MHz when V_CC is 2.5V to less than 5.5V. This voltage-dependent limit ensures reliable setup/hold timing margins across its full 2.5–5.5V operating range. The 25LC1024T-I/SM datasheet specifies t_CSH = 50 ns minimum at 2.5V, confirming timing compliance at the lower speed grade.

Does the 25LC1024T-I/SM support hardware write protection, and how is it configured?

Yes, the 25LC1024T-I/SM supports hardware write protection via the WP pin in conjunction with the WPEN bit in the STATUS register. When WP is low and WPEN = 1, writes to nonvolatile STATUS bits (BP0, BP1, WPEN) are disabled. The 25LC1024T-I/SM allows flexible configuration: WP can be left unconnected if WPEN = 0, or grounded for permanent hardware lock when WPEN = 1.

What erase capabilities does the 25LC1024T-I/SM provide beyond standard byte/page write?

The 25LC1024T-I/SM provides three additional erase instructions: Page Erase (6 ms), Sector Erase (10 ms), and Chip Erase (10 ms). These are self-timed and do not require pre-erasure for writes. Each is subject to block protection (BP0/BP1 bits), and all erase cycles are initiated by CS high transition after valid instruction/address input. The 25LC1024T-I/SM supports these functions while maintaining full SPI compatibility.

How does the HOLD pin function on the 25LC1024T-I/SM, and what are its timing requirements?

The HOLD pin on the 25LC1024T-I/SM suspends ongoing SPI communication without resetting the sequence. It must be pulled low while SCK is low to activate; SO immediately tri-states, and SI/SCK transitions are ignored. To resume, HOLD must be raised while SCK is low. The 25LC1024T-I/SM specifies t_HS = 20 ns (min) setup and t_HH = 20 ns (min) hold relative to SCK low, ensuring deterministic pause/resume behavior.

Is the 25LC1024T-I/SM compatible with standard SPI Mode 0,0, and what are its signal polarity requirements?

Yes, the 25LC1024T-I/SM is fully compatible with SPI Mode 0,0 (CPOL = 0, CPHA = 0): data are sampled on the rising edge of SCK and shifted out on the falling edge. SI and SO are CMOS-level inputs/outputs referenced to V_CC, with VIH1 = 0.7V_CC and VIL1 = 0.3V_CC (V_CC ≥ 2.7V). The 25LC1024T-I/SM requires no level-shifting when interfaced to 3.3V or 5V MCUs meeting these thresholds.

25LC1024T-I/SM Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.209", 5.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 1Mbit

Memory Organization:: 128K x 8

Memory Interface:: SPI

Clock Frequency:: 20 MHz

Write Cycle Time - Word, Page:: 6ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIJ

25LC1024T-I/SM FAQ

1.How can I place an order for 25LC1024T-I/SM through Aetrix?

Please submit a Request for Quotation (RFQ) for 25LC1024T-I/SM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 25LC1024T-I/SM reliable?

The price and inventory of 25LC1024T-I/SM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC1024T-I/SM is usually 5 days.

3.What payment methods are accepted for 25LC1024T-I/SM?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC1024T-I/SM transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 25LC1024T-I/SM?

25LC1024T-I/SM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 25LC1024T-I/SM order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 25LC1024T-I/SM?

For technical support, including 25LC1024T-I/SM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC1024T-I/SM requirements.

6.How does Aetrix verify that 25LC1024T-I/SM is sourced from the original manufacturer or authorized distributors?

All 25LC1024T-I/SM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC1024T-I/SM meets industry standards.

7.What is the process for return or replacement of 25LC1024T-I/SM?

All 25LC1024T-I/SM units undergo pre-shipment inspection (PSI). If there is an issue with 25LC1024T-I/SM, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 25LC1024T-I/SM part is unused and in its original packaging.

Return procedure for 25LC1024T-I/SM:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…