Microchip Technology 25LC320A-I/ST
- Part No.:
- 25LC320A-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
25LC320A-I/ST.pdf
- Description:
- IC EEPROM 32KBIT SPI 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:440
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC320A-I/ST from Microchip Technology Inc. is a 32-Kbit SPI Serial EEPROM with 4096 × 8-bit organization, 32-byte page size, and industrial temperature range (−40°C to +85°C). It operates at up to 10 MHz clock frequency, supports hardware write protection via WP pin, and delivers 5 µA standby current at 5.5 V - used for nonvolatile configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 25LC320A-I/ST datasheet, 25LC320A-I/ST pinout, 25LC320A-I/ST application, or 25LC320A-I/ST equivalent, key selection criteria include SPI interface compatibility, page-write timing (≤5 ms), block protection granularity (none/¼/½/all), and TSSOP-8 package suitability for space-constrained PCB layouts.
Technical Context
The 25LC320A-I/ST implements a standard SPI Mode 0,0 or Mode 1,1 interface with separate SI (data in) and SO (data out) lines, requiring CS, SCK, HOLD, and WP control signals. Its internal architecture includes an 8-bit instruction register, status register with WIP/WEL/BP0/BP1 bits, and EEPROM array with page latches enabling burst writes within 32-byte boundaries.
Write operations require explicit WREN instruction followed by CS high-to-low transition to initiate self-timed internal write cycle (TWC ≤ 5 ms); read operations support sequential addressing with automatic address roll-over at 0FFFh. HOLD pin suspends active transfers without resetting sequence state, preserving synchronization during host interrupt servicing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 32 Kbit (4096 × 8-bit), sufficient for firmware parameter tables or calibration data in resource-limited MCUs |
| Interface | SPI-compatible serial bus (Mode 0,0 / 1,1), no I²C or UART conversion required |
| Max Clock Frequency | 10 MHz at VCC ≥ 4.5 V, enabling fast configuration load times in high-throughput systems |
| Page Size | 32 bytes, constraining write bursts to single physical page boundaries to prevent wraparound corruption |
| Write Cycle Time | ≤5 ms max internal erase/write, deterministic timing for real-time system scheduling |
| Endurance & Retention | >1 million erase/write cycles and >200 years data retention at +25°C, validated for long-life industrial deployments |
| Supply Voltage Range | 2.5 V to 5.5 V, compatible with both 3.3 V and 5 V logic domains without level shifting |
Pinout & Package
25LC320A-I/ST is packaged in an 8-lead TSSOP (Thin Shrink Small Outline Package) with 0.65 mm pitch, 3.0 mm × 4.4 mm body, and exposed pad option (not electrically connected per datasheet Note 1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select Input | Active-low enable signal; deselecting forces SO into high-impedance state for multi-device SPI bus sharing |
| SO (Pin 2) | Serial Data Output | Tri-states immediately on HOLD low; outputs data MSB-first after falling edge of SCK during read |
| WP (Pin 3) | Write-Protect Pin | Hardware lock for STATUS register when WPEN=1; low = protection enabled, high = full write access |
| VSS (Pin 4) | Ground Reference | Primary return path for all internal circuitry and I/O drivers; must be low-impedance connection |
| SI (Pin 5) | Serial Data Input | Latches instructions, addresses, and data on rising edge of SCK; accepts MSB-first SPI framing |
| SCK (Pin 6) | Serial Clock Input | Synchronizes all data transfers; rising edge clocks SI, falling edge updates SO |
| HOLD (Pin 7) | Hold Input | Pauses ongoing SPI transaction without reset; requires SCK low before assertion to avoid metastability |
| VCC (Pin 8) | Supply Voltage | Power input for core logic and EEPROM array; bypass capacitor required per datasheet layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Block Write Protection | Selectable protection of none, upper 1/4 (0C00h–0FFFh), upper 1/2 (0800h–0FFFh), or entire array via BP0/BP1 bits |
| Hardware Write Protection | WP pin + WPEN bit combination prevents accidental STATUS register modification during field operation |
| Hold Function | Enables host CPU to service higher-priority interrupts mid-transfer without reinitializing SPI sequence |
| Low-Power Operation | 5 µA standby current at 5.5 V ensures minimal battery drain in always-on monitoring applications |
| Industrial Temperature Range | Specified operation from −40°C to +85°C supports deployment in automotive under-hood and factory automation environments |
Applications
| Industrial Sensor Calibration Storage | Medical Device Configuration Memory |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients in programmable logic controllers with periodic recalibration. IC Role / Device Role / Timing Role: Nonvolatile configuration storage accessed during MCU boot or sensor initialization via SPI. Use Value: Enables traceable, field-updatable calibration data persistence across power cycles without external backup power. | Use Scenario: Holding patient-specific therapy parameters and device operational limits in portable infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory for critical settings enforced by hardware write protection (BP1/BP0). Use Value: Meets IEC 62304 safety requirements via >200-year data retention and AEC-Q100 qualified reliability. |
| Automotive Body Control Module | Smart Energy Meter Firmware Parameters |
Use Scenario: Saving user preferences (e.g., mirror position, seat settings) and fault logs in 12 V vehicle ECUs. IC Role / Device Role / Timing Role: SPI-connected EEPROM interfacing directly with PIC® MCU without glue logic. Use Value: Industrial temperature rating and 1M endurance ensure robustness over 15+ year vehicle lifetimes. | Use Scenario: Storing tariff schedules, meter ID, and cryptographic keys in ANSI C12.22-compliant utility meters. IC Role / Device Role / Timing Role: Secure configuration store with hardware WP pin tied to system security controller. Use Value: ESD protection >4 kV and RoHS compliance meet ANSI C12.1 and IEC 62056-21 environmental mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA320A-I/ST | Wider VCC range (1.8–5.5 V); supports 3.3 V and 1.8 V logic; same pinout and instruction set | Better suited for mixed-voltage systems or ultra-low-power designs operating below 2.5 V | Select when 1.8 V operation or extended voltage margin is required; otherwise 25LC320A-I/ST preferred for cost-sensitive 2.5–5.5 V designs |
| AT25DF041A-SSHN-B | Dual/quad SPI interface; 4 Mbit density; sector erase capability; different command set and timing | Targeted at firmware code storage rather than small-parameter EEPROM use cases | Choose only if migrating to larger memory capacity or needing dual-output read acceleration; not drop-in compatible |
Compared with 25AA320A-I/ST, the 25LC320A-I/ST offers tighter VCC specification (2.5–5.5 V) and lower cost for 3.3/5 V systems, while AT25DF041A-SSHN-B provides higher density and faster reads but requires firmware redesign due to command and timing incompatibility.
Availability
25LC320A-I/ST is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, automotive body control modules, and smart energy meter firmware parameter storage requiring stable component supply and long-term lifecycle support.
Supply support for 25LC320A-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 25LC320A product line delivers SPI serial EEPROMs optimized for reliable, low-power nonvolatile storage in industrial, automotive, and medical applications where data integrity and long-term retention are critical.
FAQ
What is the maximum clock frequency supported by the 25LC320A-I/ST?
The 25LC320A-I/ST supports up to 10 MHz clock frequency when VCC is 4.5 V to 5.5 V. At 2.5 V ≤ VCC < 4.5 V, maximum clock drops to 5 MHz; below 2.5 V, it is limited to 3 MHz. These values are specified in Table 1-2 AC Characteristics and define the upper bound for SPI transfer speed in each voltage domain. The 25LC320A-I/ST must be operated within these limits to guarantee timing compliance and data integrity.
Does the 25LC320A-I/ST support hardware write protection?
Yes, the 25LC320A-I/ST supports hardware write protection using the WP pin in conjunction with the WPEN bit in the STATUS register. When WP is low and WPEN = 1, writes to nonvolatile STATUS register bits are disabled. All other functions remain operational. This feature prevents accidental corruption of protection settings during system power transitions or noise events. The 25LC320A-I/ST implements this per Section 2.3 and Table 3-4 of the datasheet.
What package type is used for the 25LC320A-I/ST?
The 25LC320A-I/ST uses an 8-lead TSSOP (Thin Shrink Small Outline Package) with 0.65 mm lead pitch and 3.0 mm × 4.4 mm body dimensions. This is confirmed in the Device Selection Table and Package Types diagram on DS20001828H-page 1. The "ST" suffix explicitly denotes the TSSOP package variant, distinguishing it from MSOP (MS), PDIP (P), SOIC (SN), or TDFN (MNY) options.
How many write/erase cycles does the 25LC320A-I/ST guarantee?
The 25LC320A-I/ST guarantees more than 1 million erase/write cycles at +25°C and 5.5 V, as stated in Table 1-1 Electrical Characteristics (Param. No. D021). This endurance rating applies to both byte and page write operations and is validated through characterization. The 25LC320A-I/ST maintains this specification across its full industrial temperature range (−40°C to +85°C), though actual field lifetime may vary with operating conditions.
Is the 25LC320A-I/ST AEC-Q100 qualified?
Yes, the 25LC320A-I/ST is AEC-Q100 qualified for automotive applications, as explicitly noted in the Features section on DS20001828H-page 1. This qualification covers stress testing for temperature cycling, humidity, ESD, and electrical performance across the industrial temperature range (−40°C to +85°C), confirming suitability for automotive body electronics and infotainment subsystems. The 25LC320A-I/ST meets Grade 2 (−40°C to +105°C) or Grade 3 (−40°C to +125°C) depending on specific test lot - consult Microchip's official qualification report for exact grade assignment.
25LC320A-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 32Kbit
- Memory Organization:
- 4K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 10 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
25LC320A-I/ST FAQ
1.How can I place an order for 25LC320A-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC320A-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC320A-I/ST reliable?
The price and inventory of 25LC320A-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC320A-I/ST is usually 5 days.
3.What payment methods are accepted for 25LC320A-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC320A-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC320A-I/ST?
25LC320A-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC320A-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC320A-I/ST?
For technical support, including 25LC320A-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC320A-I/ST requirements.
6.How does Aetrix verify that 25LC320A-I/ST is sourced from the original manufacturer or authorized distributors?
All 25LC320A-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC320A-I/ST meets industry standards.
7.What is the process for return or replacement of 25LC320A-I/ST?
All 25LC320A-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 25LC320A-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC320A-I/ST part is unused and in its original packaging.
Return procedure for 25LC320A-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC320A-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
