Microchip Technology 25LC320/P
- Part No.:
- 25LC320/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
25LC320/P.pdf
- Description:
- IC EEPROM 32KBIT SPI 2MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:138
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
25LC320/P from Microchip Technology Inc. is a 32 Kbit SPI serial EEPROM with 4096 × 8-bit organization, 2 MHz max clock frequency at 2.5–5.5 V, and industrial temperature range (−40°C to +85°C). It features 32-byte page write, 5 ms max internal write cycle time, and hardware write protection via WP pin and STATUS register. It is used in microcontroller-based systems for nonvolatile parameter storage, calibration data retention, and firmware configuration.
For engineers reviewing the 25LC320/P datasheet, 25LC320/P pinout, 25LC320/P application, or 25LC320/P equivalent, this page delivers verified electrical specs, SPI timing constraints, HOLD/CS/WP functional behavior, package-specific pin mapping, and real-world substitution guidance - all confirmed against Microchip DS21227F.
Technical Context
The 25LC320/P implements a standard SPI Mode 0,0 (CPOL=0, CPHA=0) interface with separate SI (data in) and SO (data out) lines, requiring CS, SCK, SI, SO, WP, HOLD, and VCC/VSS. Its internal architecture includes an 8-bit instruction register, auto-incrementing address pointer, and STATUS register with WIP, WEL, BP0/BP1, and WPEN bits.
Write operations require explicit WREN instruction before WRITE or WRSR, and CS must be raised after final data bit to initiate self-timed 5 ms erase/write. Block protection supports none/¼/½/all array segments; hardware write protection engages only when WP is low *and* WPEN is set high - both conditions are independently controllable and nonvolatile.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 32 Kbit (4096 × 8), enabling storage of up to 4 KB of persistent configuration or calibration data |
| Interface | SPI-compatible serial bus (Mode 0,0), compatible with PIC, ARM, and RISC-V MCU SPI peripherals without bit-banging |
| Max clock frequency | 2 MHz at VCC = 2.5–5.5 V, supporting ~250 kB/s read throughput and efficient host CPU utilization |
| Write cycle time | 5 ms maximum internal self-timed write, eliminating need for external delay polling in most firmware implementations |
| Endurance & retention | 1 million write/erase cycles and >200 years data retention, validated for long-life industrial logging and field-upgrade applications |
| Supply voltage | 2.5 V to 5.5 V operation, allowing direct integration into 3.3 V and 5 V logic domains without level shifting |
| Standby current | 1 μA typical at 2.5 V, minimizing power draw in battery-backed or energy-sensitive embedded nodes |
Pinout & Package
25LC320/P is supplied in an 8-pin Plastic DIP (300 mil) package with through-hole mounting. Pin 1 is CS (Chip Select), pin 8 is VCC, and pin 4 is VSS (ground). The package supports manual prototyping and legacy PCB assembly.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select Input | Active-low enable: pulls device into active mode; high-impedance SO output when deasserted; required low before any command sequence |
| 2 (SO) | Serial Data Output | Tri-state open-drain output synchronized to SCK falling edge; shares bus with other SPI slaves when CS is high |
| 3 (WP) | Write-Protect Input | Hardware lock: disables STATUS register writes when WP = low and WPEN = 1; no effect on memory reads or commands if WPEN = 0 |
| 4 (VSS) | Ground Reference | Primary return path for all internal circuitry; must be connected directly to system ground plane with low-impedance trace |
| 5 (SI) | Serial Data Input | Latches data/instructions on SCK rising edge; accepts 8-bit opcodes (e.g., 0x03 for READ, 0x02 for WRITE) and 16-bit addresses |
| 6 (SCK) | Serial Clock Input | Master-generated clock; defines timing for SI sampling and SO output; max 2 MHz at 2.5–5.5 V per AC specs |
| 7 (HOLD) | Communication Pause Input | Active-low suspend: halts ongoing SPI transfer without resetting state; requires SCK low before assertion and release |
| 8 (VCC) | Supply Voltage | 2.5–5.5 V DC input; decoupling capacitor (0.1 μF ceramic) required within 10 mm of pin for stable read/write operation |
Key Features
| Feature | Design Value |
|---|---|
| Page write capability | 32-byte burst writes within same page boundary (0x000–0x01F, 0x020–0x03F, etc.), reducing SPI transaction overhead by 32× vs. byte writes |
| Hardware write protection | Configurable via WP pin + WPEN bit: enables system-level lockdown of critical settings (e.g., security keys, calibration offsets) independent of firmware control |
| HOLD function | Real-time SPI pause/resume without retransmission; allows host MCU to service higher-priority interrupts mid-sequence (e.g., ADC trigger, CAN frame) |
| Status register access | WIP bit readable during write cycle: enables non-blocking polling instead of fixed 5 ms delays, improving deterministic response in RTOS environments |
| Low-power standby | 1 μA typical ICCS at 2.5 V: suitable for always-on IoT sensors and battery-powered meters where EEPROM access is infrequent |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
|
Use Scenario: Storing factory-calibrated sensor gain/offset coefficients and user-adjusted thresholds in a pressure transducer module. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 200-year retention and 1M endurance across field deployments. Use Value: Eliminates recalibration labor during maintenance; supports traceable audit logs via write-protected status bits. |
Use Scenario: Holding patient-specific therapy parameters and device serialization data in portable infusion pumps. IC Role / Device Role / Timing Role: Secure configuration store with hardware write-protection (WP + WPEN) preventing accidental overwrite during firmware updates. Use Value: Meets IEC 62304 safety requirements for data integrity; enables tamper-evident logging via STATUS register monitoring. |
| Automotive Body Control Module | Smart Energy Meter Firmware |
|
Use Scenario: Saving seat/mirror position presets and lighting profiles in a LIN-connected body controller. IC Role / Device Role / Timing Role: SPI EEPROM interfaced directly to 8-bit MCU with HOLD support for interrupt-safe parameter reads during CAN message handling. Use Value: Enables zero-latency recall of user preferences without blocking real-time CAN stack execution. |
Use Scenario: Storing tariff schedules, meter ID, and cryptographic keys in utility-grade electricity meters operating over 15+ years. IC Role / Device Role / Timing Role: High-reliability nonvolatile memory with 1M E/W cycles and −40°C to +85°C operation across wide ambient swings. Use Value: Guarantees firmware update rollback capability and secure key persistence without external backup power. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 25AA320/P | 1.8–5.5 V supply, 1 MHz max clock, identical pinout and instruction set; lower VCC min enables 1.8 V MCU compatibility | Better suited for ultra-low-voltage systems (e.g., coin-cell IoT nodes); not drop-in due to reduced speed and different timing margins | Select when operating below 2.5 V or requiring extended voltage margin; verify tCSS/tCSH compliance at 1.8 V |
| 25LC320T-I/SN | Same electrical specs and functionality, but in 8-pin SOIC (150 mil) tape-and-reel packaging for automated SMT assembly | Designed for volume production PCBs; lacks through-hole mounting; requires reflow profile validation | Choose for high-volume manufacturing; use 25LC320/P only for hand-soldered prototypes or legacy DIP layouts |
Compared with 25AA320/P and 25LC320T-I/SN, the 25LC320/P offers optimal trade-off between prototyping flexibility (DIP package), industrial temperature support, and 2 MHz SPI performance - making it ideal for bench validation and small-batch industrial controllers where manual assembly and timing headroom are priorities.
Availability
25LC320/P is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, automotive body control modules, and smart energy meter firmware requiring stable component supply and long-term obsolescence management.
Supply support for 25LC320/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing infrastructure.
The 25LC320/P belongs to Microchip's serial EEPROM product line, engineered for reliable nonvolatile data storage in resource-constrained embedded systems where SPI interface simplicity, low power, and long-term data integrity are critical.
FAQ
What is the maximum clock frequency supported by the 25LC320/P?
The 25LC320/P supports up to 2 MHz SPI clock frequency when operated within its specified VCC range of 2.5 V to 5.5 V and industrial temperature range (−40°C to +85°C). This value is confirmed in the Device Selection Table of DS21227F and applies specifically to the 25LC320 variant - not the 25AA320 or 25C320. Exceeding 2 MHz may result in timing violations and unreliable communication.
Does the 25LC320/P support hardware write protection?
Yes, the 25LC320/P supports hardware write protection using the WP pin in conjunction with the WPEN bit in the STATUS register. When WP is low and WPEN is set to 1, writes to nonvolatile STATUS register bits are disabled. Memory array writes remain enabled unless block protection bits (BP0/BP1) are also set. This dual-control mechanism ensures robust safeguarding of critical configuration data in the 25LC320/P.
What package type is used for the 25LC320/P?
The 25LC320/P uses an 8-pin Plastic Dual In-line Package (PDIP) with 300 mil body width, designed for through-hole mounting and manual prototyping. Pin 1 is CS, pin 4 is VSS, pin 5 is SI, pin 6 is SCK, pin 7 is HOLD, and pin 8 is VCC. This package is explicitly listed in the Product Identification System section of DS21227F and matches the "/P" suffix in the part number.
How many write/erase cycles does the 25LC320/P guarantee?
The 25LC320/P guarantees 1 million write/erase cycles per memory location, as stated in Table 1-2 (AC Characteristics) of DS21227F under Note 2. This endurance rating is established by characterization and applies across the full industrial temperature range. It enables reliable usage in applications such as daily firmware logging, parameter tuning, and field-upgrade tracking over multi-year product lifecycles.
Can the 25LC320/P be used with 3.3 V microcontrollers?
Yes, the 25LC320/P is fully compatible with 3.3 V microcontrollers. Its VCC operating range is 2.5 V to 5.5 V, and all DC and AC specifications - including VIH/VIL thresholds, timing parameters, and drive strength - are validated at 3.3 V. The 25LC320/P requires no level-shifting circuitry when interfacing with standard 3.3 V SPI peripherals, simplifying design and reducing BOM cost.
25LC320/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 32Kbit
- Memory Organization:
- 4K x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
25LC320/P FAQ
1.How can I place an order for 25LC320/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 25LC320/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 25LC320/P reliable?
The price and inventory of 25LC320/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 25LC320/P is usually 5 days.
3.What payment methods are accepted for 25LC320/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 25LC320/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 25LC320/P?
25LC320/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 25LC320/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 25LC320/P?
For technical support, including 25LC320/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 25LC320/P requirements.
6.How does Aetrix verify that 25LC320/P is sourced from the original manufacturer or authorized distributors?
All 25LC320/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 25LC320/P meets industry standards.
7.What is the process for return or replacement of 25LC320/P?
All 25LC320/P units undergo pre-shipment inspection (PSI). If there is an issue with 25LC320/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 25LC320/P part is unused and in its original packaging.
Return procedure for 25LC320/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
25LC320/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

