onsemi 2N5461G
- Part No.:
- 2N5461G
- Manufacturer:
- onsemi
- Category:
- JFETs
- Package:
- TO-226-3, TO-92-3 Long Body
- Datasheet:
-
2N5461G.pdf
- Description:
- JFET P-CH 40V TO92
- Quantity:
- Payment:

- Shipping:

Inventory:6,260
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
2N5461G from onsemi is a P-channel depletion-mode JFET amplifier optimized for low-noise, high-input-impedance analog signal conditioning in audio preamplifiers, sensor interfaces, and RF front-end stages. It delivers IDSS = −2.0 to −9.0 mA, VGS(off) = 1.0 to 7.5 V, |yfs| = 1500–5000 mhos, and en = 60–115 nV/√Hz at 100 Hz, housed in a TO-92 package.
For engineers reviewing the 2N5461G datasheet, pinout, applications, or equivalent options, key selection criteria include gate-source cutoff voltage tolerance, forward transfer admittance matching, noise performance at target bias current, and thermal derating in compact PCB layouts.
Technical Context
This JFET operates as a voltage-controlled current source with depletion-mode behavior-conducting fully at VGS = 0 V and pinching off as VGS becomes increasingly positive. Its high input impedance (>1012 Ω) and low gate leakage (IGSS ≤ 1.0 nA at 20 V, 100°C) enable direct coupling without DC blocking capacitors in sensitive gain stages.
The device exhibits predictable transconductance variation across temperature (−55°C to +125°C), with |yfs| peaking near ID ≈ 3–5 mA and output resistance ross > 10 kΩ at ID = 1 mA. Small-signal parameters are specified at VDS = 15 V, f = 1 kHz (y-parameters) and f = 1 MHz (capacitances), supporting stable operation up to low-VHF frequencies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| IDSS | −2.0 to −9.0 mA: Sets maximum drain current at VGS = 0 V; defines usable bias range for linear amplification. |
| VGS(off) | 1.0 to 7.5 V: Gate-source voltage required to cut off conduction; determines minimum gate drive headroom needed. |
| |yfs| | 1500–5000 mhos: Forward transconductance magnitude; directly sets small-signal voltage gain in common-source configuration. |
| en | 60–115 nV/√Hz @ 100 Hz: Equivalent input noise voltage density; critical for low-level signal amplification fidelity. |
| Ciss | 5.0–7.0 pF: Input capacitance at VDS = 15 V, VGS = 0; impacts high-frequency bandwidth and Miller effect in gain stages. |
| PD @ TA=25°C | 350 mW: Maximum power dissipation; requires thermal derating ≥2.8 mW/°C above ambient for safe continuous operation. |
Pinout & Package
2N5461G uses the industry-standard TO-92 package (Case 29, Style 7), with 3 leads in straight-line configuration and JEDEC-compliant mechanical dimensions (max height 4.5 mm, body diameter 3.2 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Source | Reference node for gate control; connects to signal ground or bias network in common-source topology. |
| 2 | Drain | Output current terminal; ties to load resistor or active load; polarity must respect P-channel convention (current flows into drain). |
| 3 | Gate | High-impedance control terminal; biased positively relative to source to reduce conduction; isolated from DC paths by design. |
Key Features
| Feature | Design Value |
|---|---|
| Pb-free TO-92 package | Fully RoHS-compliant lead finish with verified solderability per J-STD-020; supports lead-free reflow profiles. |
| Low gate leakage | IGSS ≤ 1.0 nA at 20 V and 100°C ensures minimal input current error in high-Z sensor interfaces. |
| Controlled VGS(off) spread | Specified 1.0–7.5 V range enables binning for matched-pair applications in differential amplifiers. |
| Stable yfs over temperature | Forward transconductance maintains usable linearity across −55°C to +125°C junction range for industrial environments. |
Applications
| Audio Preamp Stage | Sensor Signal Conditioning |
|---|---|
Use Scenario: Low-noise amplification of microphone or piezoelectric sensor outputs in battery-powered portable recorders. IC Role / Device Role / Timing Role: Voltage-controlled current source in common-source configuration providing 20–40 dB gain with <1% THD. Use Value: 60–115 nV/√Hz input noise enables >65 dB SNR for 10 mV RMS signals without cooling or shielding. | Use Scenario: Amplifying high-impedance pH electrode or thermopile outputs in medical or environmental monitoring devices. IC Role / Device Role / Timing Role: First-stage JFET buffer isolating microamp-level sensor current from downstream op-amps. Use Value: IGSS ≤ 1.0 nA minimizes offset drift and preserves signal integrity over 10+ year deployments. |
| RF Front-End Amplifier | Current Source Biasing |
Use Scenario: Low-gain, broadband amplification in HF/VHF receiver front ends where passive components dominate filtering. IC Role / Device Role / Timing Role: Common-gate amplifier delivering 50 Ω input match and moderate gain up to 30 MHz. Use Value: Ciss = 5.0–7.0 pF and Crss = 1.0–2.0 pF support stable wideband response with minimal neutralization. | Use Scenario: Precision constant-current sink for LED drivers or reference current generation in analog ICs. IC Role / Device Role / Timing Role: Two-terminal current regulator with fixed IDSS and programmable VGS bias. Use Value: IDSS tolerance (−2.0 to −9.0 mA) allows factory-trimmed current setting via external gate resistor. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar JFET amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| J310 | N-channel depletion JFET; VGS(off) = −0.5 to −1.5 V; IDSS = 24–60 mA; higher |yfs| but higher noise (en ≈ 150 nV/√Hz). | Requires negative gate bias; unsuitable for single-supply designs without level-shifting; better for higher-current switching. | Select when higher transconductance and faster switching are prioritized over low-noise performance and single-supply simplicity. |
| 2SK208 | N-channel silicon JFET; VGS(off) = −0.3 to −1.5 V; IDSS = 0.3–1.2 mA; lower noise (en ≈ 30 nV/√Hz) but narrower IDSS range and tighter VGS(off) tolerance. | Optimized for ultra-low-noise audio; limited availability and longer lead times; not Pb-free certified per J-STD-609. | Choose only for legacy audio designs requiring sub-40 nV/√Hz noise; verify supply compatibility and sourcing continuity before adoption. |
Compared with J310 and 2SK208, the 2N5461G provides a balanced trade-off of moderate transconductance, controlled VGS(off) spread, and verified low-noise performance in a widely available, RoHS-compliant TO-92 package-making it ideal for cost-sensitive, single-supply analog signal chains.
Availability
2N5461G is available at Aetrix Electronics and suitable for audio preamplifiers, sensor interface circuits, and RF front-end amplifiers requiring stable component supply, long-term manufacturability, and RoHS compliance.
Supply support for 2N5461G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensors, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The 2N5461G belongs to onsemi's legacy JFET amplifier family designed for high-fidelity analog signal conditioning-emphasizing low noise, stable transconductance, and robust thermal performance in discrete gain stages.
FAQ
What is the maximum drain-source voltage rating for the 2N5461G?
The 2N5461G has a maximum drain–gate voltage (VDG) rating of 40 Vdc. This rating applies under reverse-biased gate conditions and defines the absolute upper limit for VDS when the gate is at or near source potential. Exceeding this value risks avalanche breakdown and permanent device damage, especially during transient events or improper biasing.
Does the 2N5461G require a negative supply voltage to operate?
No-the 2N5461G is a P-channel depletion-mode JFET and operates with zero or positive gate-to-source voltage. It conducts at VGS = 0 V and turns off as VGS increases positively. A negative supply is neither required nor recommended; typical biasing uses a single positive supply with source tied to VCC and drain pulled down through a load resistor.
How does the 2N5461G compare to the 2N5460G and 2N5462G in terms of IDSS and VGS(off)?
The 2N5461G is the mid-range variant: its IDSS (−2.0 to −9.0 mA) and VGS(off) (1.0 to 7.5 V) fall between the 2N5460G (IDSS = −1.0 to −5.0 mA, VGS(off) = 0.75–6.0 V) and 2N5462G (IDSS = −4.0 to −16 mA, VGS(off) = 1.8–9.0 V). This makes the 2N5461G optimal for applications needing moderate gain and bias stability without extreme current or cutoff voltage extremes.
Can the 2N5461G be used in surface-mount designs?
No-the 2N5461G is exclusively offered in the through-hole TO-92 package (Case 29, Style 7). onsemi does not manufacture a surface-mount variant of this part. For SMT-compatible alternatives, engineers should evaluate functionally similar JFETs such as the SOT-23 packaged MMBFJ175LT1G (P-channel, VGS(off) = −0.3 to −1.5 V), though parameter alignment requires full circuit revalidation.
What is the thermal derating coefficient for the 2N5461G above 25°C ambient?
The 2N5461G has a thermal derating coefficient of 2.8 mW/°C above TA = 25°C. This means its maximum allowable power dissipation decreases linearly by 2.8 mW for each degree Celsius rise in ambient temperature-for example, at 75°C ambient, PD(max) = 350 mW − (50 × 2.8 mW) = 210 mW. Junction temperature must remain ≤ +135°C for reliable operation.
2N5461G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-226-3, TO-92-3 Long Body
- Packaging:
- Bulk
- Product Status:
- Obsolete
- FET Type:
- P-Channel
- Voltage - Breakdown (V(BR)GSS):
- 40 V
- Drain to Source Voltage (Vdss):
- -
- Current - Drain (Idss) @ Vds (Vgs=0):
- 2 mA @ 15 V
- Current Drain (Id) - Max:
- -
- Voltage - Cutoff (VGS off) @ Id:
- 1 V @ 1 µA
- Input Capacitance (Ciss) (Max) @ Vds:
- 7pF @ 15V
- Resistance - RDS(On):
- -
- Power - Max:
- 350 mW
- Operating Temperature:
- -65°C ~ 135°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-92 (TO-226)
2N5461G FAQ
1.How can I place an order for 2N5461G through Aetrix?
Please submit a Request for Quotation (RFQ) for 2N5461G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 2N5461G reliable?
The price and inventory of 2N5461G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 2N5461G is usually 5 days.
3.What payment methods are accepted for 2N5461G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 2N5461G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 2N5461G?
2N5461G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 2N5461G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 2N5461G?
For technical support, including 2N5461G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 2N5461G requirements.
6.How does Aetrix verify that 2N5461G is sourced from the original manufacturer or authorized distributors?
All 2N5461G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 2N5461G meets industry standards.
7.What is the process for return or replacement of 2N5461G?
All 2N5461G units undergo pre-shipment inspection (PSI). If there is an issue with 2N5461G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 2N5461G part is unused and in its original packaging.
Return procedure for 2N5461G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
2N5461G Tags

-
MMBF4393LT1G
onsemi

-
MMBFJ112
onsemi

-
MMBF4392LT1G
onsemi

-
TF412ST5G
onsemi

-
MMBFJ175LT1G
onsemi

-
MMBFJ177LT1G
onsemi

-
MMBFJ201
onsemi

-
MMBFJ111
onsemi

-
MMBF5457
onsemi

-
2SK932-23-TB-E
onsemi

-
MMBF4117
onsemi

-
2SK209-BL(TE85L,F)
Toshiba Semiconductor and Storage
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

,TO-226_straightlead.jpg)