onsemi 2N5462
- Part No.:
- 2N5462
- Manufacturer:
- onsemi
- Category:
- JFETs
- Package:
- TO-226-3, TO-92-3 Long Body
- Datasheet:
-
2N5462.pdf
- Description:
- JFET P-CH 40V TO92
- Quantity:
- Payment:

- Shipping:

Inventory:4,201
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
2N5462 from onsemi is a P-channel depletion-mode JFET amplifier optimized for low-noise, high-input-impedance analog signal conditioning. It delivers IDSS = −4.0 to −16 mA, VGS(off) = 1.8 to 9.0 V, |yfs| = 2000–6000 mhos, en = 60–115 nV/√Hz, and operates with VDG = VGSR = 40 Vdc - used in audio preamps, sensor front-ends, and precision current sources.
For engineers reviewing the 2N5462 datasheet, pinout, applications, or equivalent options, key selection criteria include verified gate-source cutoff voltage range, zero-gate-voltage drain current tolerance, forward transfer admittance at 1 kHz, noise performance at 100 Hz, and TO-92 thermal derating behavior under continuous DC bias.
Technical Context
The 2N5462 functions as a voltage-controlled current source in common-source configuration, with depletion-mode operation enabling normally-on biasing without external gate bias networks. Its transconductance (|yfs|) and output resistance (ross) are specified at VDS = 15 Vdc and f = 1.0 kHz, supporting stable small-signal amplification in linear analog stages.
Designed for DC-coupled and low-frequency AC applications up to 30 MHz, the device exhibits Ciss = 5.0–7.0 pF and Crss = 1.0–2.0 pF at VDS = 15 Vdc and f = 1.0 MHz, ensuring predictable Miller effect and bandwidth limitation in high-gain amplifier topologies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| IDSS | −4.0 to −16 mA: Zero-gate-voltage drain current defines maximum channel conduction and sets DC operating point in self-biased circuits. |
| VGS(off) | 1.8 to 9.0 Vdc: Gate-source cutoff voltage determines minimum reverse bias needed to pinch off the channel - critical for bias stability and gain control. |
| |yfs| | 2000–6000 mhos: Forward transfer admittance quantifies transconductance at 1 kHz - directly impacts small-signal voltage gain in common-source amplifiers. |
| en | 60–115 nV/√Hz: Equivalent input noise voltage at 100 Hz and 1 Hz bandwidth - enables low-noise design in microphone preamplifiers and instrumentation front-ends. |
| PD @ TA=25°C | 350 mW: Maximum power dissipation sets thermal limits for continuous DC operation in TO-92 package - requires derating by 2.8 mW/°C above ambient. |
| Ciss / Crss | 5.0–7.0 pF / 1.0–2.0 pF: Input and reverse transfer capacitances govern high-frequency roll-off and feedback stability in amplifier designs. |
Pinout & Package
2N5462 uses the TO-92 package (Case 29, Style 7), a through-hole plastic package with 3 leads and standard 0.1" lead spacing. Thermal resistance θJA is not explicitly rated but follows typical TO-92 limits (~200°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Source | Reference terminal for gate-source voltage; connects to ground or bias network in common-source configuration. |
| 2 | Drain | Output current terminal; carries amplified signal current to load resistor or next stage - polarity-sensitive for P-channel operation. |
| 3 | Gate | Control terminal; reverse-biased relative to source to modulate channel conductivity - high-impedance node requiring guarded layout. |
Key Features
| Feature | Design Value |
|---|---|
| Depletion-mode P-channel JFET | Enables self-biasing without gate voltage supply - simplifies single-rail analog front-end design. |
| Low input noise density | 60–115 nV/√Hz at 100 Hz supports high-fidelity audio and precision sensor signal amplification. |
| High transconductance | 2000–6000 mhos ensures strong small-signal gain with minimal external components in discrete amplifier stages. |
| 40 Vdc maximum ratings | VDG and VGSR = 40 Vdc allow safe operation in ±15 V and 24 V industrial analog systems. |
Applications
| Audio Pre-amplifier | Current Source Reference |
|---|---|
Use Scenario: Low-noise amplification of dynamic microphone or piezoelectric sensor signals before ADC sampling. IC Role / Device Role / Timing Role: Voltage-controlled current source in common-source topology providing high-Z input and gain staging. Use Value: 60–115 nV/√Hz input noise and 2000–6000 mhos transconductance enable >80 dB SNR in 20 Hz–20 kHz band. | Use Scenario: Precision constant-current sink for LED biasing, RTD excitation, or DAC output buffering. IC Role / Device Role / Timing Role: Depletion-mode JFET operating in saturation region to deliver stable current independent of load voltage swing. Use Value: IDSS tolerance (−4.0 to −16 mA) and VGS(off) spread (1.8–9.0 V) support calibrated current setting via source resistor. |
| Instrumentation Front-end | RF Detector Bias Stage |
Use Scenario: First-stage amplification in portable multimeters, strain gauge interfaces, or medical ECG front-ends. IC Role / Device Role / Timing Role: High-input-impedance buffer and gain element with minimal loading on passive sensors. Use Value: Gate leakage IGSS ≤ 5.0 nAdc at 20 Vdc ensures negligible input current error in µV-level measurements. | Use Scenario: DC bias control for Schottky diode RF detectors in AM receiver AGC loops or field-strength meters. IC Role / Device Role / Timing Role: Adjustable gate bias generator stabilizing detector diode operating point across temperature. Use Value: VGS(off) range (1.8–9.0 V) and thermal stability (TJ = −65 to +135°C) maintain consistent detector sensitivity from −40°C to +85°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar JFET amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| J310 | N-channel enhancement-mode; IDSS = 24–60 mA; VGS(th) = 0.5–1.5 V; higher |yfs| but no guaranteed VGS(off) spec. | Requires positive gate bias; unsuitable for self-biased P-channel topologies; better for high-speed switching. | Select J310 only when N-channel polarity and active gate drive are acceptable - not drop-in for 2N5462's depletion-mode P-channel use case. |
| 2N5484 | P-channel depletion-mode; IDSS = −1.0 to −5.0 mA; VGS(off) = 0.5–3.0 V; lower |yfs| (1000–3000 mhos); same TO-92 package. | Narrower IDSS/VGS(off) range reduces design margin in precision current sources; lower noise floor not specified. | Choose 2N5484 only when lower transconductance and tighter cutoff voltage are acceptable - verify noise performance separately. |
Compared with J310 and 2N5484, the 2N5462 provides the widest IDSS and VGS(off) ranges among standard P-channel JFETs in TO-92, enabling robust self-biasing and superior low-frequency noise performance in high-impedance analog signal chains.
Availability
2N5462 is available at Aetrix Electronics and suitable for audio pre-amplifiers, precision current sources, instrumentation front-ends, and RF detector bias stages requiring stable component supply and long-term manufacturability.
Supply support for 2N5462 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The 2N5462 belongs to onsemi's legacy JFET amplifier product line, designed specifically for high-input-impedance, low-noise analog signal conditioning in cost-sensitive, through-hole-based industrial and audio systems.
FAQ
What is the maximum drain-source voltage rating for the 2N5462?
The 2N5462 does not specify a maximum VDS rating in its datasheet. Its absolute maximum ratings define VDG = 40 Vdc and VGSR = 40 Vdc. Since it is a P-channel JFET, VDS must remain within the bounds imposed by these junction limits - typically VDS ≤ |VDG| under normal bias conditions. Designers should ensure VDS does not exceed 40 Vdc in practice.
Does the 2N5462 have Pb-free packaging options?
Yes, the 2N5462G variant is the Pb-free version of the 2N5462, packaged in the same TO-92 outline. The "G" suffix denotes compliance with RoHS Directive 2011/65/EU. Both 2N5462 and 2N5462G share identical electrical specifications and thermal characteristics per the onsemi datasheet.
How does the 2N5462 differ from the 2N5460 and 2N5461 in terms of key parameters?
The 2N5462 differs from the 2N5460 and 2N5461 in its wider parameter ranges: IDSS = −4.0 to −16 mA (vs. −1.0 to −5.0 mA for 2N5460 and −2.0 to −9.0 mA for 2N5461), VGS(off) = 1.8 to 9.0 V (vs. 0.75–6.0 V and 1.0–7.5 V), and |yfs| = 2000–6000 mhos (vs. 1000–4000 and 1500–5000 mhos). These make the 2N5462 optimal for higher-gain, higher-current analog stages.
Can the 2N5462 be used in surface-mount designs?
No - the 2N5462 is only offered in the through-hole TO-92 package (Case 29, Style 7). onsemi does not list an SMT variant (e.g., SOT-23 or SC-70) for the 2N5462. For surface-mount compatibility, engineers should evaluate alternatives like the MMBFJ310 (SOT-23) or SSM2212 (SOIC-8 dual JFET), though functional equivalence requires full circuit revalidation.
What is the typical gate leakage current for the 2N5462 at 20 Vdc?
The typical gate leakage current (IGSS) for the 2N5462 is ≤ 5.0 nAdc at VGS = 20 Vdc and TA = 25°C, as specified in the "ELECTRICAL CHARACTERISTICS" table. This ultra-low leakage supports high-impedance node stability in precision measurement circuits where input bias current must remain below 10 nA.
2N5462 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-226-3, TO-92-3 Long Body
- Packaging:
- Bulk
- Product Status:
- Obsolete
- FET Type:
- P-Channel
- Voltage - Breakdown (V(BR)GSS):
- 40 V
- Drain to Source Voltage (Vdss):
- -
- Current - Drain (Idss) @ Vds (Vgs=0):
- 4 mA @ 15 V
- Current Drain (Id) - Max:
- -
- Voltage - Cutoff (VGS off) @ Id:
- 1.8 V @ 1 µA
- Input Capacitance (Ciss) (Max) @ Vds:
- 7pF @ 15V
- Resistance - RDS(On):
- -
- Power - Max:
- 350 mW
- Operating Temperature:
- -65°C ~ 135°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-92 (TO-226)
2N5462 FAQ
1.How can I place an order for 2N5462 through Aetrix?
Please submit a Request for Quotation (RFQ) for 2N5462 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 2N5462 reliable?
The price and inventory of 2N5462 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 2N5462 is usually 5 days.
3.What payment methods are accepted for 2N5462?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 2N5462 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 2N5462?
2N5462 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 2N5462 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 2N5462?
For technical support, including 2N5462 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 2N5462 requirements.
6.How does Aetrix verify that 2N5462 is sourced from the original manufacturer or authorized distributors?
All 2N5462 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 2N5462 meets industry standards.
7.What is the process for return or replacement of 2N5462?
All 2N5462 units undergo pre-shipment inspection (PSI). If there is an issue with 2N5462, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 2N5462 part is unused and in its original packaging.
Return procedure for 2N5462:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
2N5462 Tags

-
MMBF4393LT1G
onsemi

-
MMBFJ112
onsemi

-
MMBF4392LT1G
onsemi

-
TF412ST5G
onsemi

-
MMBFJ175LT1G
onsemi

-
MMBFJ177LT1G
onsemi

-
MMBFJ201
onsemi

-
MMBFJ111
onsemi

-
MMBF5457
onsemi

-
2SK932-23-TB-E
onsemi

-
MMBF4117
onsemi

-
2SK209-BL(TE85L,F)
Toshiba Semiconductor and Storage
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

,TO-226_straightlead.jpg)