Toshiba Semiconductor and Storage 2SA1162S-Y, LF(D
- Part No.:
- 2SA1162S-Y, LF(D
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Single Bipolar Transistors
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
2SA1162S-Y, LF(D.pdf
- Description:
- TRANS PNP 50V 0.15A S-MINI
- Quantity:
- Payment:

- Shipping:

Inventory:5,893
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
2SA1162S-Y, LF(D) from Toshiba Electronic Devices & Storage Corporation is a silicon PNP epitaxial bipolar transistor designed for low-frequency and audio-frequency amplifier stages. It delivers VCEO = −50 V, IC(max) = −150 mA, hFE = 120–240 (Y-class), NF = 1 dB (typ.), and is AEC-Q101 qualified for automotive use. It serves as a complementary pair to 2SC2712 in push-pull audio output stages.
For engineers reviewing the 2SA1162S-Y, LF(D) datasheet, 2SA1162S-Y, LF(D) pinout, 2SA1162S-Y, LF(D) application, or 2SA1162S-Y, LF(D) equivalent, key selection criteria include its Y-class hFE binning, S-Mini package thermal performance, −50 V breakdown rating, low-noise operation at 1 kHz, and AEC-Q101 qualification status for automotive signal conditioning.
Technical Context
This PNP transistor operates with emitter-grounded configuration in linear amplification mode. Its hFE linearity ratio hFE(IC = −0.1 mA)/hFE(IC = −2 mA) = 0.95 (typ.) ensures minimal gain distortion across bias currents, critical for high-fidelity audio preamplifiers.
The device exhibits fT = 80 MHz (min) and Cob = 7 pF (max) at VCB = −10 V, supporting stable gain up to mid-audio frequencies while maintaining low Miller capacitance. Its −5 V VEBO rating enables safe base-emitter reverse biasing in Class-AB driver circuits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −50 V: Supports rail-to-rail swing in ±24 V audio supply systems without saturation risk. |
| IC(max) | −150 mA: Enables drive capability for 8 Ω loads delivering ≥300 mW output power in single-ended stages. |
| hFE (Y-class) | 120–240: Tight DC current gain binning improves matching in differential pairs and reduces production calibration effort. |
| NF | 1 dB (typ.) at 1 kHz, RG = 10 kΩ: Meets low-noise requirements for microphone preamps and phono stage inputs. |
| fT | 80 MHz (min): Ensures adequate gain margin beyond 20 kHz, supporting wideband audio fidelity without peaking. |
| PC | 200 mW at Ta = 25 °C on FR4 board: Limits thermal derating above 60 °C ambient in compact PCB layouts. |
Pinout & Package
Package: S-Mini (JEDEC TO-236AB), 3-pin surface-mount plastic package, 12 mg typical weight, footprint compatible with SC-59.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Base | Current-controlled input node; requires ≤−30 mA max base drive for full saturation under load. |
| 2 | Emitter | Common reference terminal in common-emitter configuration; connects to circuit ground or negative rail. |
| 3 | Collector | Output current sink node; rated for −50 V reverse bias and −150 mA continuous DC current. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q101 qualified | Validated for automotive temperature cycling (−40 °C to +125 °C), vibration, and humidity stress per JESD47. |
| hFE linearity | 0.95 (typ.) ratio ensures <5% gain variation between light and medium bias points-critical for THD-sensitive preamps. |
| Complementary pairing | Matched electrical symmetry with 2SC2712 enables balanced push-pull output stages without external trimming. |
| Low noise figure | 1 dB (typ.) at 1 kHz allows direct coupling to electret mic capsules without additional noise-filtering components. |
Applications
| Audio Preamp Stage | Automotive Cabin Audio Driver |
|---|---|
Use Scenario: Low-noise voltage amplification of electret microphone signals in portable voice recorders. IC Role / Device Role / Timing Role: PNP small-signal amplifier in common-emitter topology with emitter degeneration. Use Value: 1 dB NF and 120–240 hFE binning reduce input-referred noise floor to ≤2.5 µV/√Hz, enabling SNR > 65 dB. | Use Scenario: Output stage driving 4–8 Ω speakers in OEM infotainment head units. IC Role / Device Role / Timing Role: Complementary PNP switch in Class-AB push-pull pair with 2SC2712. Use Value: −50 V VCEO and −150 mA IC rating support 12 V automotive rail operation with 300 mW peak output into 8 Ω. |
| Industrial Sensor Signal Conditioning | Legacy Equipment Repair Replacement |
Use Scenario: Amplifying millivolt-level thermocouple outputs in PLC analog input modules. IC Role / Device Role / Timing Role: DC-coupled PNP amplifier with precision bias network for offset stability. Use Value: Excellent hFE linearity minimizes nonlinearity-induced measurement error below 0.1% FSR across −25 °C to +85 °C. | Use Scenario: Drop-in replacement for obsolete 2SA1162-Y in legacy broadcast audio consoles. IC Role / Device Role / Timing Role: Direct-fit S-Mini package replacement preserving existing PCB layout and thermal design. Use Value: Identical pinout, absolute ratings, and Y-class hFE binning ensure zero redesign effort and full functional equivalence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PNP small-signal amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 2SA1015-Y,LF | VCEO = −50 V, hFE = 120–240, but fT = 50 MHz (min); Cob = 10 pF (max) | Lower fT limits bandwidth in wideband preamps; higher Cob increases Miller effect in high-gain stages. | Acceptable where audio bandwidth ≤15 kHz suffices and layout lacks RF shielding. |
| MMBT2907ALT1G | VCEO = −60 V, hFE = 100–300, but NF = 10 dB (max); not AEC-Q101 qualified | Lacks automotive qualification and low-noise certification; unsuitable for safety-critical cabin audio. | Use only in cost-sensitive consumer electronics with no automotive or low-noise requirements. |
Compared with 2SA1162S-Y, LF(D), the 2SA1015-Y,LF trades bandwidth for broader availability, while MMBT2907ALT1G offers higher voltage margin but fails on noise and qualification-making 2SA1162S-Y, LF(D) the sole choice for AEC-Q101-compliant, low-noise audio amplification.
Availability
2SA1162S-Y, LF(D) is available at Aetrix Electronics and suitable for automotive cabin audio systems, industrial sensor signal conditioning, and legacy broadcast equipment repair requiring stable component supply and long-term lifecycle assurance.
Supply support for 2SA1162S-Y, LF(D) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures discrete semiconductors, power devices, and logic ICs with emphasis on reliability, automotive qualification, and industrial longevity.
The 2SA1162S-Y, LF(D) belongs to Toshiba's legacy bipolar transistor product line, engineered specifically for low-noise, high-linearity audio and general-purpose amplifier applications in automotive and industrial environments.
FAQ
What does the "Y" suffix indicate in 2SA1162S-Y, LF(D)?
The "Y" suffix denotes the hFE gain bin: 120–240 at VCE = −6 V and IC = −2 mA. This tighter binning improves matching in differential amplifier pairs and reduces unit-to-unit variation in production audio circuits. The 2SA1162S-Y, LF(D) maintains this specification across its qualified operating temperature range and is verified per Toshiba's production test flow.
Is 2SA1162S-Y, LF(D) pin-compatible with older 2SA1162-Y variants?
Yes, 2SA1162S-Y, LF(D) retains identical S-Mini package dimensions, pin assignment (1: Base, 2: Emitter, 3: Collector), and mechanical footprint as legacy 2SA1162-Y parts. No PCB layout changes are required when upgrading to the LF(D) variant, which adds lead-free plating and AEC-Q101 qualification while preserving all electrical characteristics.
Does 2SA1162S-Y, LF(D) meet RoHS and REACH requirements?
Yes, 2SA1162S-Y, LF(D) complies with EU RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. The "LF" designation confirms lead-free terminations, and material declarations are available via Toshiba's official environmental compliance portal. All homogeneous materials in the 2SA1162S-Y, LF(D) package meet threshold limits for restricted substances.
What is the maximum allowable junction temperature for continuous operation of 2SA1162S-Y, LF(D)?
The maximum junction temperature (Tj) for continuous operation is 150 °C, as specified in Toshiba's Absolute Maximum Ratings table. Derating is required above 25 °C ambient: PC decreases linearly to 0 mW at 150 °C on a standard 25.4 mm × 25.4 mm × 1.6 mm FR4 board. The 2SA1162S-Y, LF(D) must be thermally anchored to maintain Tj ≤ 150 °C under worst-case load conditions.
How is the AEC-Q101 qualification applied to 2SA1162S-Y, LF(D)?
AEC-Q101 qualification for 2SA1162S-Y, LF(D) covers temperature cycling, high-temperature operating life, unbiased highly accelerated stress testing, and mechanical shock per JESD47. Qualification applies specifically to orderable part numbers ending in ",LF", including 2SA1162S-Y, LF(D). Full test reports are available under NDA from Toshiba's automotive sales team.
2SA1162S-Y, LF(D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Transistor Type:
- PNP
- Current - Collector (Ic) (Max):
- 150 mA
- Voltage - Collector Emitter Breakdown (Max):
- 50 V
- Vce Saturation (Max) @ Ib, Ic:
- 300mV @ 10mA, 100mA
- Current - Collector Cutoff (Max):
- 100nA (ICBO)
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 120 @ 2mA, 6V
- Power - Max:
- 150 mW
- Frequency - Transition:
- 80MHz
- Operating Temperature:
- 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- S-Mini
2SA1162S-Y, LF(D FAQ
1.How can I place an order for 2SA1162S-Y, LF(D through Aetrix?
Please submit a Request for Quotation (RFQ) for 2SA1162S-Y, LF(D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 2SA1162S-Y, LF(D reliable?
The price and inventory of 2SA1162S-Y, LF(D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 2SA1162S-Y, LF(D is usually 5 days.
3.What payment methods are accepted for 2SA1162S-Y, LF(D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 2SA1162S-Y, LF(D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 2SA1162S-Y, LF(D?
2SA1162S-Y, LF(D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 2SA1162S-Y, LF(D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 2SA1162S-Y, LF(D?
For technical support, including 2SA1162S-Y, LF(D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 2SA1162S-Y, LF(D requirements.
6.How does Aetrix verify that 2SA1162S-Y, LF(D is sourced from the original manufacturer or authorized distributors?
All 2SA1162S-Y, LF(D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 2SA1162S-Y, LF(D meets industry standards.
7.What is the process for return or replacement of 2SA1162S-Y, LF(D?
All 2SA1162S-Y, LF(D units undergo pre-shipment inspection (PSI). If there is an issue with 2SA1162S-Y, LF(D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 2SA1162S-Y, LF(D part is unused and in its original packaging.
Return procedure for 2SA1162S-Y, LF(D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
2SA1162S-Y, LF(D Tags

-
MMBT3906LT1G
onsemi

-
MMBT3904-7-F
Diodes Incorporated

-
MMBT3904LT1G
onsemi

-
MMBT3906-7-F
Diodes Incorporated

-
MMBT3904-TP
Micro Commercial Co

-
MMBT2222A-7-F
Diodes Incorporated

-
BC846BLT1G
onsemi

-
BC847B,215
Nexperia USA Inc.

-
SMMBT3904LT1G
onsemi

-
MMBT2222A-TP
Micro Commercial Co

-
MMBTA06LT1G
onsemi

-
MMBT2222ALT1G
onsemi
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
