Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > Bipolar (BJT) > Single Bipolar Transistors

onsemi 2SA1352E

Name: 2SA1352E
Brand: onsemi
SKU: 2SA1352E
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 2SA1352E

Manufacturer:: onsemi

Category:: Single Bipolar Transistors

Package:: TO-225AA, TO-126-3

Datasheet:: 2SA1352E.pdf

Description:: TRANS PNP 200V 0.1A TO-126

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:11,800

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

2SA1352E from SANYO is a PNP epitaxial planar silicon transistor designed for high-voltage video output stages in ultrahigh-definition CRT displays, featuring V_CEO = −200 V, I_C = −100 mA, P_C = 1.2 W, f_T = 70 MHz, and C_er = 1.7 pF at V_CB = −30 V.

For engineers reviewing the 2SA1352E datasheet, pinout, applications, or equivalent options, key selection criteria include breakdown voltage margin for chroma driver circuits, reverse transfer capacitance impact on high-frequency video fidelity, DC current gain grouping (h_FE = 200–300), and TO-126 thermal performance in compact TV chassis layouts.

Technical Context

This device operates as a linear PNP switching amplifier in cathode-ray tube video output stages, where its −200 V V_CEO rating supports direct drive of chroma yoke windings and deflection circuitry. Its low C_er (1.7 pF) and high f_T (70 MHz) enable stable wideband signal reproduction up to UHF chroma frequencies without phase distortion.

The FBET (Flat Base Epitaxial Transistor) process ensures tight h_FE distribution (200–300 at I_C = −10 mA, V_CE = −4 V) and consistent saturation characteristics (V_CE(sat) = −0.6 V max at I_C = −20 mA, I_B = −2 mA), critical for color purity and gamma linearity in analog RGB video paths.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CEO	−200 V: Withstands peak flyback voltages in CRT chroma output without breakdown.
I_C	−100 mA continuous: Supports full-swing video drive into typical 100 Ω–220 Ω load impedances.
P_C	1.2 W at T_c = 25°C: Enables operation with minimal heatsinking in space-constrained TV PCBs.
f_T	70 MHz: Maintains flat gain response across NTSC/PAL chroma band (3.58/4.43 MHz) with margin.
C_er	1.7 pF at V_CB = −30 V: Minimizes Miller effect-induced bandwidth roll-off and phase shift.
h_FE	200–300 at I_C = −10 mA, V_CE = −4 V: Ensures predictable bias stability across production lots.
V_CE(sat)	−0.6 V max at I_C = −20 mA, I_B = −2 mA: Reduces power loss and thermal rise in saturated switching mode.

Pinout & Package

2SA1352E is housed in a JEDEC-standard TO-126 molded plastic package with integral heat slug, rated for 1.2 W dissipation at case temperature ≤25°C. The package features three leads in inline configuration with collector-connected tab for thermal mounting.

Pin/Terminal	Circuit Role	Design Meaning
1 (Emitter)	Current sink terminal	Connected to ground or low-impedance return path; polarity defines PNP conduction direction.
2 (Collector)	Main current output node	Tab-connected terminal; must be electrically isolated and thermally coupled to heatsink or chassis ground.
3 (Base)	Control input	Receives negative-biased drive signal to modulate collector-emitter current flow.

Key Features

Feature	Design Value
High V_CEO rating	−200 V enables direct interface with CRT anode supply rails without external clamping networks.
Low reverse transfer capacitance	C_er = 1.7 pF minimizes feedback coupling from collector to base, preserving video signal integrity.
FBET process technology	Delivers tight h_FE tolerance (200–300) and repeatable V_CE(sat), reducing need for per-unit calibration.
TO-126 thermal design	Integral collector tab allows direct thermal attachment to metal chassis, sustaining 1.2 W at <100°C case temp.

Applications

Color TV Chroma Output	High-Voltage CRT Driver
Use Scenario: Amplifying composite chrominance signals in analog color television receivers prior to RGB matrix conversion. IC Role / Device Role / Timing Role: Linear PNP output stage delivering ±1.5 Vpp chroma swing into 100 Ω loads at 3.58 MHz. Use Value: High V_CEO prevents breakdown during horizontal retrace transients; low C_er avoids chroma delay skew relative to luminance.	Use Scenario: Driving deflection yoke windings and focus electrodes in monochrome and color CRT monitors. IC Role / Device Role / Timing Role: Switching amplifier operating in Class AB mode with fast turn-on/off transitions. Use Value: 70 MHz f_T ensures faithful reproduction of 15.734 kHz horizontal sync edges; TO-126 tab enables passive cooling in sealed enclosures.
Video Signal Buffer	Analog RGB Interface
Use Scenario: Isolating and level-shifting baseband video signals between tuner IF stages and video processing ICs. IC Role / Device Role / Timing Role: Emitter-follower buffer providing low-output-impedance drive for coaxial cable runs. Use Value: Tight h_FE grouping (200–300) maintains consistent DC bias across multi-channel video paths.	Use Scenario: Final-stage amplification of red, green, and blue component signals before CRT gun modulation. IC Role / Device Role / Timing Role: High-slew-rate PNP emitter follower with matched gain across RGB channels. Use Value: −0.6 V V_CE(sat) minimizes black-level shift; 1.2 W rating sustains 100 mA peak current during white-flash events.

Color TV Chroma Output

High-Voltage CRT Driver

Use Scenario: Amplifying composite chrominance signals in analog color television receivers prior to RGB matrix conversion.

IC Role / Device Role / Timing Role: Linear PNP output stage delivering ±1.5 Vpp chroma swing into 100 Ω loads at 3.58 MHz.

Use Value: High V_CEO prevents breakdown during horizontal retrace transients; low C_er avoids chroma delay skew relative to luminance.

Use Scenario: Driving deflection yoke windings and focus electrodes in monochrome and color CRT monitors.

IC Role / Device Role / Timing Role: Switching amplifier operating in Class AB mode with fast turn-on/off transitions.

Use Value: 70 MHz f_T ensures faithful reproduction of 15.734 kHz horizontal sync edges; TO-126 tab enables passive cooling in sealed enclosures.

Video Signal Buffer

Analog RGB Interface

Use Scenario: Isolating and level-shifting baseband video signals between tuner IF stages and video processing ICs.

IC Role / Device Role / Timing Role: Emitter-follower buffer providing low-output-impedance drive for coaxial cable runs.

Use Value: Tight h_FE grouping (200–300) maintains consistent DC bias across multi-channel video paths.

Use Scenario: Final-stage amplification of red, green, and blue component signals before CRT gun modulation.

IC Role / Device Role / Timing Role: High-slew-rate PNP emitter follower with matched gain across RGB channels.

Use Value: −0.6 V V_CE(sat) minimizes black-level shift; 1.2 W rating sustains 100 mA peak current during white-flash events.

Equivalent & Alternatives

The following parts are listed as comparable options for similar PNP high-voltage video amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
2SA1020	V_CEO = −160 V (40 V lower); f_T = 50 MHz; C_er = 2.5 pF	Marginally suitable for 100 Hz refresh CRTs but not recommended for UHD flyback stress	Select only if legacy board reuse requires identical TO-126 footprint and lower voltage rating is acceptable.
2SA1290	V_CEO = −200 V (same); h_FE = 120–240; C_er = 2.0 pF	Broader h_FE spread increases need for binning; higher C_er degrades chroma phase accuracy	Acceptable for cost-sensitive non-UHD designs where ±1° chroma phase error is tolerable.

Compared with 2SA1352E, 2SA1020 offers reduced voltage headroom and bandwidth, while 2SA1290 matches breakdown rating but trades tighter h_FE control and lower C_er for broader gain variation-making 2SA1352E optimal for precision CRT chroma fidelity.

Availability

2SA1352E is available at Aetrix Electronics and suitable for color TV chroma output, high-voltage CRT driver, and analog RGB interface applications requiring stable component supply and long-term obsolescence management.

Supply support for 2SA1352E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

SANYO Electric Co., Ltd. was a Japanese semiconductor manufacturer specializing in analog and power devices for consumer electronics until its acquisition by Panasonic in 2012.

The 2SA1352E belongs to SANYO's high-voltage video transistor product line, engineered specifically for CRT-based display systems demanding robust breakdown margins and high-frequency linearity.

FAQ

What is the maximum collector-emitter voltage rating for the 2SA1352E?

The 2SA1352E has a guaranteed V_CEO rating of −200 V at T_a = 25°C. This rating is validated under pulsed test conditions with I_C ≤ −1 mA and is intended to support safe operation in CRT flyback and chroma output circuits where transient overvoltages exceed 150 V. Derating is required above 25°C ambient per the datasheet's junction temperature limit of 150°C.

Does the 2SA1352E have a specified reverse transfer capacitance value?

Yes, the 2SA1352E specifies C_er = 1.7 pF (typical) at V_CB = −30 V and f = 1 MHz. This parameter is measured under common-base configuration and directly impacts high-frequency stability in video amplifier designs. The low value reflects the FBET process optimization and is confirmed in the "Electrical Characteristics" table of the official SANYO datasheet No.1411-2/4.

Is the 2SA1352E pin-compatible with the 2SA1352 (non-E suffix)?

Yes, the 2SA1352E shares identical pinout (Emitter–Collector–Base), package (TO-126), and electrical specifications with the base 2SA1352. The "E" suffix denotes a specific h_FE bin (200–300) per the ordering code EN1411C, not a mechanical or functional revision. Both variants use the same die and assembly process, and no PCB layout changes are required when substituting.

What is the thermal resistance from junction to case for the 2SA1352E?

The 2SA1352E does not specify R_θJC explicitly in its datasheet, but its TO-126 package delivers 1.2 W total power dissipation at T_c = 25°C. Based on standard TO-126 thermal models and SANYO's published derating curves, R_θJC is approximately 25°C/W. This value assumes proper mounting of the collector tab to a ≥25 cm² copper area or dedicated heatsink with thermal compound.

Can the 2SA1352E be used in modern LCD or OLED display backlight drivers?

No, the 2SA1352E is not suitable for modern LCD/OLED backlight drivers. Its design targets analog CRT video signal amplification-not PWM-controlled LED current regulation. It lacks integrated protection features (overcurrent, thermal shutdown), has no built-in gate driver logic, and its −200 V rating exceeds typical LED string voltages (≤100 V). Use purpose-built LED driver ICs instead.

2SA1352E Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: TO-225AA, TO-126-3

Packaging:: Bulk

Product Status:: Active

Transistor Type:: PNP

Current - Collector (Ic) (Max):: 100 mA

Voltage - Collector Emitter Breakdown (Max):: 200 V

Vce Saturation (Max) @ Ib, Ic:: 600mV @ 2mA, 20mA

Current - Collector Cutoff (Max):: 100nA (ICBO)

DC Current Gain (hFE) (Min) @ Ic, Vce:: 40 @ 10mA, 10V

Power - Max:: 1.2 W

Frequency - Transition:: 70MHz

Operating Temperature:: 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: TO-126

2SA1352E FAQ

1.How can I place an order for 2SA1352E through Aetrix?

Please submit a Request for Quotation (RFQ) for 2SA1352E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 2SA1352E reliable?

The price and inventory of 2SA1352E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 2SA1352E is usually 5 days.

3.What payment methods are accepted for 2SA1352E?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 2SA1352E transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 2SA1352E?

2SA1352E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 2SA1352E order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 2SA1352E?

For technical support, including 2SA1352E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 2SA1352E requirements.

6.How does Aetrix verify that 2SA1352E is sourced from the original manufacturer or authorized distributors?

All 2SA1352E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 2SA1352E meets industry standards.

7.What is the process for return or replacement of 2SA1352E?

All 2SA1352E units undergo pre-shipment inspection (PSI). If there is an issue with 2SA1352E, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 2SA1352E part is unused and in its original packaging.

Return procedure for 2SA1352E:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…