Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > Bipolar (BJT) > Single Bipolar Transistors

onsemi 2SA1371D

Name: 2SA1371D
Brand: onsemi
SKU: 2SA1371D
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 2SA1371D

Manufacturer:: onsemi

Category:: Single Bipolar Transistors

Package:: TO-226-3, TO-92-3 Long Body

Datasheet:: 2SA1371D.pdf

Description:: TRANS PNP 300V 0.1A 3-MP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:14,500

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

2SA1371D from SANYO is a PNP epitaxial planar silicon transistor designed for high-voltage video output stages in CRT displays, featuring V_CEO = −300 V, I_C = −100 mA, and f_T = 150 MHz at V_CE = −30 V. It delivers low reverse transfer capacitance (C_re = 2.3 pF) and stable h_FE across temperature for chroma driver applications.

For engineers reviewing the 2SA1371D datasheet, pinout, applications, or equivalent options, this page provides verified electrical parameters, package mapping to MP (TO-92MOD), terminal roles, real-world use cases in analog video systems, and two confirmed alternative transistors with documented parameter differences.

Technical Context

The 2SA1371D operates as a high-breakdown-voltage PNP switching and linear amplifier in cathode-ray tube chroma output circuits. Its MBIT process ensures tight h_FE grouping (Class D: h_FE = 120–240 at I_C = −10 mA, V_CE = −10 V) and low C_re for minimal signal distortion at video frequencies.

It is electrically paired with the NPN 2SC3468 in complementary driver designs. Absolute maximum ratings include T_j = 150 °C, P_C = 1.0 W (at T_c = 25 °C), and V_CB0 = −300 V - enabling robust operation under transient voltage stress in deflection and color decoding stages.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CEO	−300 V: Supports CRT anode drive and chroma output without breakdown under flyback-induced voltage spikes.
f_T	150 MHz: Enables faithful amplification of luminance/chroma signals up to ~50 MHz bandwidth in composite video paths.
C_re	2.3 pF at V_CB = −30 V, f = 1 MHz: Minimizes Miller effect and phase shift in high-gain video amplifier configurations.
h_FE	120–240 at I_C = −10 mA, V_CE = −10 V: Ensures predictable current gain for bias-stable chroma driver design.
V_CE(sat)	−0.6 V max at I_C = −100 mA, I_B = −10 mA: Limits power loss and thermal rise in continuous-output video driver stages.
P_C	1.0 W: Allows sustained operation at full-rated current when mounted on PCB with adequate copper area or heatsinking.

Pinout & Package

2SA1371D is housed in the MP (TO-92MOD) plastic package - a modified TO-92 variant with 1.5 mm lead pitch and optimized thermal resistance for discrete video transistors. The package complies with JEDEC TO-92 outline standards and supports manual or automated insertion.

Pin/Terminal	Circuit Role	Design Meaning
1 (Emitter)	Current source terminal for PNP operation	Connected to positive rail in common-emitter video drivers; requires low-inductance path to minimize switching noise.
2 (Collector)	Current sink terminal	Drives CRT grid or chroma filter network; must withstand −300 V transients during horizontal retrace.
3 (Base)	Control input for minority-carrier injection	Receives bias current from preceding stage; low C_re ensures minimal feedback coupling into base drive circuitry.

Key Features

Feature	Design Value
High V_CEO rating	−300 V enables direct use in CRT chroma output without external snubbers or voltage clamping networks.
Low C_re	2.3 pF minimizes high-frequency instability and improves group delay flatness in wideband video amplifiers.
MBIT process technology	Delivers consistent h_FE distribution (Class D: 120–240) and tight parameter matching for production-grade video linearity.
Thermal robustness	150 °C junction rating supports operation in enclosed CRT chassis environments with ambient temperatures up to +75 °C.

Applications

Color TV Chroma Driver	CRT Display Video Output
Use Scenario: Amplifying R-Y and B-Y color difference signals before matrixing and final CRT grid drive. IC Role / Device Role / Timing Role: Linear PNP current amplifier in emitter-follower or common-emitter configuration for chroma channel buffering. Use Value: High V_CEO prevents breakdown during horizontal flyback-induced voltage overshoots; low C_re preserves chroma phase integrity.	Use Scenario: Driving the red, green, or blue gun grids in analog RGB CRT monitors and broadcast display equipment. IC Role / Device Role / Timing Role: Final-stage video output transistor delivering 1–2 Vpp signals into 75 Ω loads with minimal slew-induced distortion. Use Value: 150 MHz f_T ensures ≤1% gain roll-off at 5 MHz, maintaining NTSC/PAL luminance bandwidth fidelity.
High-Voltage Analog Switch	Deflection Circuit Bias Control
Use Scenario: Switching auxiliary high-voltage supplies (e.g., focus or screen grid rails) in CRT-based test equipment. IC Role / Device Role / Timing Role: PNP high-side switch controlled by TTL-compatible logic via base resistor network. Use Value: −300 V V_CEO and −100 mA I_C allow reliable DC switching of up to −250 V loads without derating.	Use Scenario: Regulating dynamic bias voltages applied to horizontal/vertical deflection yoke compensation networks. IC Role / Device Role / Timing Role: Precision current source/sink for active bias adjustment in analog deflection correction circuits. Use Value: Stable h_FE over −25 °C to +75 °C ensures repeatable bias current across operating temperature range.

Color TV Chroma Driver

CRT Display Video Output

Use Scenario: Amplifying R-Y and B-Y color difference signals before matrixing and final CRT grid drive.

IC Role / Device Role / Timing Role: Linear PNP current amplifier in emitter-follower or common-emitter configuration for chroma channel buffering.

Use Value: High V_CEO prevents breakdown during horizontal flyback-induced voltage overshoots; low C_re preserves chroma phase integrity.

Use Scenario: Driving the red, green, or blue gun grids in analog RGB CRT monitors and broadcast display equipment.

IC Role / Device Role / Timing Role: Final-stage video output transistor delivering 1–2 Vpp signals into 75 Ω loads with minimal slew-induced distortion.

Use Value: 150 MHz f_T ensures ≤1% gain roll-off at 5 MHz, maintaining NTSC/PAL luminance bandwidth fidelity.

High-Voltage Analog Switch

Deflection Circuit Bias Control

Use Scenario: Switching auxiliary high-voltage supplies (e.g., focus or screen grid rails) in CRT-based test equipment.

IC Role / Device Role / Timing Role: PNP high-side switch controlled by TTL-compatible logic via base resistor network.

Use Value: −300 V V_CEO and −100 mA I_C allow reliable DC switching of up to −250 V loads without derating.

Use Scenario: Regulating dynamic bias voltages applied to horizontal/vertical deflection yoke compensation networks.

IC Role / Device Role / Timing Role: Precision current source/sink for active bias adjustment in analog deflection correction circuits.

Use Value: Stable h_FE over −25 °C to +75 °C ensures repeatable bias current across operating temperature range.

Equivalent & Alternatives

The following parts are listed as comparable options for similar PNP high-voltage video transistor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
2SA1265	V_CEO = −200 V (100 V lower); f_T = 120 MHz; C_re = 3.0 pF	Not suitable for CRT anode-coupled chroma outputs requiring >−250 V standoff; acceptable in low-voltage monitor RGB drivers.	Select only if system V_CE stress remains below −180 V and bandwidth demand is ≤40 MHz.
KSC2383Y	PNP complement unavailable; this is NPN-only; h_FE spread wider (60–120); no MBIT process	Cannot serve as direct functional replacement in PNP chroma driver topologies; requires circuit redesign.	Use only in new designs where NPN topology is acceptable and V_CEO = −160 V suffices.

Compared with 2SA1371D, the 2SA1265 offers lower cost but sacrifices 100 V breakdown margin and higher C_re, while KSC2383Y is not a PNP device and cannot replicate the 2SA1371D's role in high-side chroma amplification without topology changes.

Availability

2SA1371D is available at Aetrix Electronics and suitable for CRT display repair, legacy broadcast equipment maintenance, and analog video signal conditioning requiring stable component supply and long-term obsolescence support.

Supply support for 2SA1371D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

SANYO Electric Co., Ltd. was a Japanese semiconductor manufacturer specializing in analog and power devices for consumer electronics, particularly CRT-based audiovisual systems until its acquisition by Panasonic in 2011.

The 2SA1371D belongs to SANYO's high-voltage video transistor product line, engineered specifically for chroma output and CRT grid drive applications demanding reliability under repetitive high-voltage transients.

FAQ

What is the absolute maximum collector-emitter voltage rating for the 2SA1371D?

The 2SA1371D has an absolute maximum V_CEO rating of −300 V at T_a = 25 °C. This rating is validated under open-base conditions and defines the upper limit for safe DC and transient voltage stress across the collector-emitter junction. Exceeding this value, even momentarily, risks irreversible avalanche breakdown. The 2SA1371D datasheet specifies this parameter in the Absolute Maximum Ratings table on page 1 of document No.1413-2/5.

Does the 2SA1371D have a specified gain-bandwidth product, and what does it enable?

Yes, the 2SA1371D has a guaranteed minimum f_T of 150 MHz at V_CE = −30 V and I_C = −10 mA. This enables stable small-signal amplification up to approximately 50 MHz, making the 2SA1371D suitable for NTSC/PAL chroma signal paths and broadband video driver stages where phase linearity and gain flatness are critical. The 2SA1371D's f_T is measured and plotted in Figure ITR03311.

How is the 2SA1371D pinout arranged, and why does pin 2 serve as the collector?

The 2SA1371D uses the MP (TO-92MOD) package with pin 1 = Emitter, pin 2 = Collector, pin 3 = Base - as confirmed in the "Package Dimensions" diagram on page 1413-3/5 and referenced in the "Features" section. Pin 2 is the collector because it connects directly to the internal die's collector region and is thermally and electrically optimized for high-voltage, high-current sinking - essential for driving CRT grids and handling flyback transients in the 2SA1371D's target applications.

What is the typical reverse transfer capacitance (C_re) of the 2SA1371D, and how does it affect video performance?

The 2SA1371D exhibits a typical C_re of 2.3 pF at V_CB = −30 V and f = 1 MHz, as specified in the Electrical Characteristics table. This low value reduces Miller multiplication in common-emitter video amplifiers, preserving bandwidth and minimizing phase distortion in chroma and luminance signals - a key factor in maintaining color fidelity and edge sharpness in CRT-based 2SA1371D implementations.

Is the 2SA1371D suitable for life-support or aviation-critical systems?

No, the 2SA1371D is explicitly excluded from life-support, aircraft control, or other ultra-high-reliability applications per SANYO's disclaimer on page 1 of the datasheet. The 2SA1371D is rated for consumer and industrial video equipment only. Its specifications do not include extended qualification testing (e.g., AEC-Q101 or MIL-STD-883), and SANYO assumes no liability for failures in safety-critical systems. Always consult a qualified SANYO representative before deploying the 2SA1371D outside its intended scope.

2SA1371D Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: TO-226-3, TO-92-3 Long Body

Packaging:: Bulk

Product Status:: Active

Transistor Type:: PNP

Current - Collector (Ic) (Max):: 100 mA

Voltage - Collector Emitter Breakdown (Max):: 300 V

Vce Saturation (Max) @ Ib, Ic:: 600mV @ 2mA, 20mA

Current - Collector Cutoff (Max):: 100nA (ICBO)

DC Current Gain (hFE) (Min) @ Ic, Vce:: 100 @ 10mA, 10V

Power - Max:: 1 W

Frequency - Transition:: 150MHz

Operating Temperature:: 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: 3-MP

2SA1371D FAQ

1.How can I place an order for 2SA1371D through Aetrix?

Please submit a Request for Quotation (RFQ) for 2SA1371D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 2SA1371D reliable?

The price and inventory of 2SA1371D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 2SA1371D is usually 5 days.

3.What payment methods are accepted for 2SA1371D?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 2SA1371D transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 2SA1371D?

2SA1371D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 2SA1371D order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 2SA1371D?

For technical support, including 2SA1371D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 2SA1371D requirements.

6.How does Aetrix verify that 2SA1371D is sourced from the original manufacturer or authorized distributors?

All 2SA1371D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 2SA1371D meets industry standards.

7.What is the process for return or replacement of 2SA1371D?

All 2SA1371D units undergo pre-shipment inspection (PSI). If there is an issue with 2SA1371D, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 2SA1371D part is unused and in its original packaging.

Return procedure for 2SA1371D:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…