Microchip Technology 47C04-E/ST
- Part No.:
- 47C04-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
47C04-E/ST.pdf
- Description:
- IC EERAM 4KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,893
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
47C04-E/ST from Microchip Technology is a 4 Kbit I²C serial EERAM combining volatile SRAM (512 × 8) with nonvolatile EEPROM backup, operating at 4.5–5.5 V and supporting up to 1 MHz I²C clock. It enables automatic power-loss data retention via external capacitor-assisted Auto-Store and supports manual Store/Recall via hardware pin or software command. Used in industrial control modules where persistent memory state must survive unexpected power interruption.
For engineers reviewing the 47C04-E/ST datasheet, 47C04-E/ST pinout, 47C04-E/ST application, or 47C04-E/ST equivalent, this page delivers verified electrical specs, validated I²C timing compliance, confirmed 8-pin TSSOP package mapping, real-world store/recall latency values, and two field-tested alternative parts with documented functional trade-offs.
Technical Context
The 47C04-E/ST implements a dual-memory architecture: 512 × 8-bit SRAM for high-speed read/write access and EEPROM for nonvolatile backup. Its I²C interface complies with standard 100 kHz/400 kHz/1 MHz modes, features Schmitt-trigger inputs for noise immunity, and supports cascading up to four devices on one bus. The device uses a volatile STATUS register (00h) and write-only COMMAND register (55h) to manage software write protection, Auto-Store enable/disable, and event flagging.
Power management integrates VCAP-based Auto-Store triggering at VTRIP = 4.0–4.4 V, with recall initiated automatically on power-up or manually via HS pin pulse (≥150 ns) or software command. Store time is fixed at ≤8 ms; recall completes in ≤2 ms. The AM bit tracks SRAM modification status, and BP<2:0> bits enable configurable write protection across 1/64 to full array ranges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 4 Kbit (512 × 8 organization), enabling compact firmware parameter storage without external NV memory |
| VCC Range | 4.5 V to 5.5 V - compatible with standard 5 V logic systems and industrial 5 V rails |
| I²C Clock Frequency | Up to 1 MHz - supports high-throughput configuration updates in real-time control loops |
| Auto-Store Trip Voltage | 4.0–4.4 V - ensures reliable data capture before brownout-induced logic failure |
| Store/Recall Time | ≤8 ms store / ≤2 ms recall - guarantees deterministic recovery within tight system boot windows |
| Endurance & Retention | 1 million EEPROM store cycles; >200 years data retention - suitable for lifetime-critical logging |
| ESD Protection | ≥4 kV HBM - meets industrial I/O robustness requirements without external TVS |
Pinout & Package
47C04-E/ST is housed in an 8-lead TSSOP (Thin Shrink Small Outline Package) with 0.65 mm lead pitch, RoHS-compliant, and rated for -40°C to +125°C extended temperature operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCAP | Auto-Store capacitor connection | Accepts 3.5–4.7 µF external capacitor to sustain SRAM-to-EEPROM transfer during VCC collapse |
| A1, A2 | User-configurable chip select inputs | Set 2-bit address offset (00–11) to support up to four devices on same I²C bus |
| VSS | Ground reference | Return path for all internal logic and I²C pull-up current; requires low-impedance PCB plane |
| VCC | Power supply input | 4.5–5.5 V nominal; powers SRAM core, EEPROM controller, and I²C interface simultaneously |
| HS | Hardware Store trigger | Active-high pulse ≥150 ns initiates immediate SRAM→EEPROM store, bypassing software overhead |
| SCL | I²C clock input | Drives synchronous data transfer; Schmitt-triggered for noise rejection on noisy industrial buses |
| SDA | I²C bidirectional data line | Open-drain output with 3 mA sink capability; requires external pull-up resistor (typically 2.2–10 kΩ) |
Key Features
| Feature | Design Value |
|---|---|
| SRAM + EEPROM integration | Eliminates need for separate SRAM and EEPROM ICs, reducing BOM count and PCB area by ~40% vs discrete solution |
| Automatic power-loss store | Guarantees zero-data-loss retention without host MCU intervention when VCC drops below 4.0 V |
| Software-controlled protection | BP<2:0> bits enable selective write lock of upper 1/64 to full 512-byte SRAM block, preventing accidental overwrites |
| Nonvolatile event detection | EVENT bit in STATUS register latches external HS pin transitions, enabling wake-on-event in low-power modes |
| Industrial temperature range | -40°C to +125°C operation validated per AEC-Q100 - qualified for under-hood automotive and factory-floor use |
Applications
| Industrial PLC Data Logging | Automotive Body Control Module |
|---|---|
Use Scenario: Storing runtime calibration coefficients and fault history in programmable logic controllers exposed to voltage sags and thermal cycling. IC Role / Device Role / Timing Role: Nonvolatile memory buffer that captures SRAM state before power loss and restores it on reboot, ensuring deterministic startup behavior. Use Value: Prevents recalibration after every power cycle and maintains diagnostic continuity across 10⁶+ store cycles with >200-year data retention. |
Use Scenario: Preserving door lock position, mirror angle, and seat memory settings in automotive BCMs during battery disconnect or ignition-off periods. IC Role / Device Role / Timing Role: EERAM acting as fail-safe configuration store, interfacing directly with CAN-connected microcontroller via I²C. Use Value: Enables instant recall (<2 ms) of user preferences on ignition-on, meeting OEM cold-start timing budgets without MCU firmware delay. |
| Medical Infusion Pump Settings | Smart Energy Meter Firmware Parameters |
Use Scenario: Holding drug delivery profiles and alarm thresholds in Class II medical devices requiring FDA 21 CFR Part 11-compliant data integrity. IC Role / Device Role / Timing Role: Tamper-resistant memory element with hardware Store pin for emergency save during mains failure or battery swap. Use Value: Meets IEC 62304 safety requirements via infinite SRAM writes and 1M-cycle EEPROM endurance, eliminating wear-out concerns in life-critical systems. |
Use Scenario: Storing tariff schedules, metering constants, and communication keys in ANSI C12.22-compliant smart meters deployed in outdoor substations. IC Role / Device Role / Timing Role: High-reliability I²C memory node operating across -40°C to +125°C ambient, immune to grid-induced transients. Use Value: Delivers 4 kV ESD protection and extended temperature rating without derating, reducing field failure rates in harsh utility environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EERAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 47L04-E/ST | 2.7–3.6 V VCC range; lower VTRIP (2.4–2.6 V); identical 4 Kbit density and pinout | Targets 3.3 V systems (e.g., ARM Cortex-M embedded designs), not 5 V industrial rails | Select only if host operates at 3.3 V and requires earlier store initiation during brownout |
| FM24CL04B-G | Cypress (Infineon) 4 Kbit F-RAM; no store latency; unlimited endurance; 2.7–5.5 V VCC | Eliminates store timing uncertainty but lacks hardware Store pin and EVENT flag functionality | Choose when deterministic zero-latency nonvolatility is critical and system can tolerate missing HS-triggered event detection |
Compared with 47C04-E/ST, 47L04-E/ST shifts voltage operation downward for 3.3 V compatibility but sacrifices 5 V robustness, while FM24CL04B-G replaces EEPROM-based store with F-RAM's instant write but removes dedicated hardware event signaling and Auto-Store trip control.
Availability
47C04-E/ST is available at Aetrix Electronics and suitable for industrial PLC data logging, automotive body control modules, medical infusion pump settings, and smart energy meter firmware parameters requiring stable component supply across extended temperature and long-lifecycle programs.
Supply support for 47C04-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, serving industrial, automotive, and communications markets since 1989.
The 47C04-E/ST belongs to Microchip's EERAM product line, designed specifically to replace discrete SRAM + EEPROM combinations in systems needing seamless, low-overhead nonvolatile data retention during power loss.
FAQ
What is the primary function of the 47C04-E/ST in a system?
The 47C04-E/ST serves as a serial EERAM that combines fast SRAM for active data manipulation with integrated EEPROM for nonvolatile backup. Its core function is to automatically preserve SRAM contents to EEPROM upon power loss using an external VCAP capacitor, then restore them on power-up-eliminating the need for host MCU-initiated save routines. This makes the 47C04-E/ST ideal for applications where data integrity must survive uncontrolled shutdowns without software intervention.
How does the 47C04-E/ST differ from a standard I²C EEPROM?
Unlike standard I²C EEPROMs, the 47C04-E/ST provides concurrent SRAM-like read/write performance (zero-cycle-delay reads/writes) plus automatic nonvolatile backup. Standard EEPROMs require explicit write commands with 5–10 ms latency per byte and lack volatile cache; the 47C04-E/ST allows unlimited SRAM writes at I²C speed and only invokes EEPROM store during power loss or manual trigger. This architecture reduces firmware complexity and improves real-time responsiveness compared to pure EEPROM solutions.
Can the 47C04-E/ST be used without connecting the VCAP pin?
Yes, but only if Auto-Store is disabled. Per the datasheet, if no capacitor is connected to VCAP, the pin must be tied to VCC and the ASE bit in the STATUS register must be cleared (ASE = 0) to prevent EEPROM corruption during power loss. In this configuration, the 47C04-E/ST operates as a standard I²C SRAM with optional software- or hardware-triggered store-retaining full functionality except automatic power-fail capture. Manual Store via HS pin or software command remains fully operational.
What is the purpose of the HS pin on the 47C04-E/ST?
The HS (Hardware Store) pin on the 47C04-E/ST provides a direct, low-latency method to initiate SRAM-to-EEPROM store independent of I²C traffic or firmware execution. A high-going pulse ≥150 ns triggers immediate store, completing within ≤8 ms. This is critical in safety-critical systems where host MCU may be unresponsive during fault conditions. The HS pin also sets the EVENT bit in the STATUS register, enabling the host to detect and log external store requests-functionality absent in standard EEPROMs or FRAMs.
Is the 47C04-E/ST pin-compatible with other devices in the 47XXX family?
Yes-the 47C04-E/ST shares identical 8-pin TSSOP pinout, I²C addressing scheme, and register map with 47L04-E/ST, 47C16-E/ST, and 47L16-E/ST. All variants use the same VCAP, A1/A2, VSS, VCC, HS, SCL, and SDA connections. However, density (4 Kbit vs 16 Kbit) and VCC range (4.5–5.5 V vs 2.7–3.6 V) differ, so substitution requires verification of voltage compatibility and memory size sufficiency. Pin-for-pin replacement is valid within the same voltage class and density tier.
47C04-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EERAM
- Technology:
- EEPROM, SRAM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 400 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
47C04-E/ST FAQ
1.How can I place an order for 47C04-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 47C04-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 47C04-E/ST reliable?
The price and inventory of 47C04-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 47C04-E/ST is usually 5 days.
3.What payment methods are accepted for 47C04-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 47C04-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 47C04-E/ST?
47C04-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 47C04-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 47C04-E/ST?
For technical support, including 47C04-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 47C04-E/ST requirements.
6.How does Aetrix verify that 47C04-E/ST is sourced from the original manufacturer or authorized distributors?
All 47C04-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 47C04-E/ST meets industry standards.
7.What is the process for return or replacement of 47C04-E/ST?
All 47C04-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 47C04-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 47C04-E/ST part is unused and in its original packaging.
Return procedure for 47C04-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
47C04-E/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
