My Inquiry
My Account
Microchip Technology 47C04-I/ST
- Part No.:
- 47C04-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
47C04-I/ST.pdf
- Description:
- IC EERAM 4KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,344
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
47C04-I/ST from Microchip Technology is a 4 Kbit (512 × 8) I²C serial EERAM combining volatile SRAM with nonvolatile EEPROM backup, operating at 4.5–5.5 V and supporting up to 1 MHz I²C clock, with automatic power-loss store via external capacitor and hardware/software-initiated recall-used in industrial control logging where data integrity during brownouts is critical.
For engineers reviewing the 47C04-I/ST datasheet, 47C04-I/ST pinout, 47C04-I/ST application, or 47C04-I/ST equivalent, this page delivers verified electrical specs, validated I²C timing behavior, confirmed ST-package pin mapping, real-world store/recall latency values, and two rigorously cross-checked alternative parts for design continuity.
Technical Context
The 47C04-I/ST implements a dual-memory architecture: 512 × 8-bit SRAM for high-speed read/write access and on-chip EEPROM for nonvolatile retention (>200 years), linked by dedicated store/recall logic triggered by VCC fall below 4.0–4.4 V (VTRIP), HS pin assertion, or software command. It uses standard I²C protocol with 7-bit client address (1010 A2 A1 0 R/W) and supports cascading up to four devices on one bus.
Its control logic includes a volatile AM (Array Modified) bit that tracks SRAM-EEPROM divergence, nonvolatile BP<2:0> bits enabling configurable write protection (from 1/64 to full array), and ASE bit enabling/disabling auto-store. The STATUS register (address 00h) and COMMAND register (55h) are accessed via op code 0011, distinct from SRAM's 1010 op code.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 4 Kbit (512 × 8 bits) SRAM with integrated EEPROM backup |
| VCC Range | 4.5 V to 5.5 V - compatible with 5 V logic systems and industrial 5 V rails |
| I²C Clock Frequency | Up to 1 MHz - enables fast configuration and logging without CPU overhead |
| Store Time | Max 8 ms - ensures rapid nonvolatile capture before power collapse |
| Recall Time | Max 2 ms - restores valid SRAM state within milliseconds of power-up |
| Data Retention | >200 years - guarantees long-term EEPROM data integrity without refresh |
| Endurance | 1 million EEPROM store cycles - supports frequent logging in cyclic applications |
| Standby Current | 40 µA max - minimizes quiescent draw in always-on monitoring nodes |
Pinout & Package
47C04-I/ST is supplied in an 8-lead TSSOP (Thin Shrink Small Outline Package) with 0.65 mm lead pitch, JEDEC MO-153 compliant, suitable for automated SMT assembly and space-constrained industrial PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VCAP | Auto-store energy storage node | Connects to external 3.5–4.7 µF capacitor; enables automatic SRAM→EEPROM transfer when VCC drops below 4.0–4.4 V |
| 2: A1 | Chip select input | User-configurable address bit; sets LSB of 7-bit I²C client address (1010 A2 A1 0 R/W) |
| 3: A2 | Chip select input | User-configurable address bit; sets MSB of 7-bit I²C client address; enables up to 4 devices on same bus |
| 4: VSS | Ground reference | System ground return path; must be low-impedance for stable I²C signaling and store timing |
| 5: VCC | Power supply | 4.5–5.5 V supply; powers SRAM, EEPROM, and I²C interface; POR threshold is 1.1 V |
| 6: HS | Hardware store trigger | Active-high pulse ≥150 ns initiates immediate SRAM→EEPROM store; ignored during VCAP < VTRIP or store/recall execution |
| 7: SCL | I²C clock input | Drives synchronous communication; Schmitt-triggered for noise immunity; supports 100 kHz/400 kHz/1 MHz modes |
| 8: SDA | I²C bidirectional data line | Open-drain, Schmitt-triggered; requires external pull-up; handles SRAM reads/writes and STATUS/COMMAND register access |
Key Features
| Feature | Design Value |
|---|---|
| Automatic Store on Power Loss | Uses external VCAP capacitor to detect VCC drop and initiate <8 ms SRAM→EEPROM transfer without host intervention |
| Software-Controlled Store/Recall | Two-byte I²C command sequence (55h + 33h or DDh) triggers manual operations independent of AM/ASE state |
| Configurable Write Protection | BP<2:0> bits in STATUS register enable selective SRAM locking-from top 1/64 (1F8h–1FFh) to full array (000h–1FFh) |
| Nonvolatile Event Flag | EVENT bit in STATUS register latches HS pin transitions and persists across power cycles for fault diagnostics |
| High-Reliability Interface | Schmitt-trigger inputs (SCL/SDA/HS), >4 kV ESD rating, and 400 pF bus capacitance tolerance ensure robust operation in noisy environments |
| Cascadable Architecture | Three-wire addressing (A2/A1 + fixed '0') allows up to four 47C04-I/ST devices on single I²C bus without address conflict |
Applications
| Industrial Data Logger | PLC Configuration Storage |
|---|---|
|
Use Scenario: Continuous sensor sampling in factory-floor controllers with intermittent power interruptions. IC Role / Device Role / Timing Role: Nonvolatile scratchpad memory holding last-valid sensor snapshot and calibration offsets during brownouts. Use Value: Eliminates need for external backup battery or supercapacitor circuitry while guaranteeing sub-8 ms data capture before VCC collapse. |
Use Scenario: Storing user-defined I/O mapping and PID tuning parameters in programmable logic controllers. IC Role / Device Role / Timing Role: EEPROM-backed SRAM serving as fast-access configuration register bank with guaranteed persistence across firmware updates. Use Value: Enables zero-downtime parameter reload after reset-recalls full 512-byte config in ≤2 ms with no host CPU involvement. |
| Smart Energy Meter | Medical Device Calibration Vault |
|
Use Scenario: Recording cumulative kWh readings and tamper events in utility meters subject to grid instability. IC Role / Device Role / Timing Role: High-endurance EERAM storing billing-critical data with 1M-cycle EEPROM endurance and >200-year retention. Use Value: Meets IEC 62056 requirements for meter data integrity without periodic EEPROM wear-leveling firmware. |
Use Scenario: Securing factory-calibrated sensor gain/offset coefficients in portable diagnostic equipment. IC Role / Device Role / Timing Role: Tamper-resistant configuration vault using software write protection (BP bits) to lock calibration region against runtime overwrite. Use Value: Prevents accidental or malicious corruption of medical-grade calibration data while allowing field updates via authenticated commands. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EERAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 47L04-I/ST | 2.7–3.6 V VCC range; lower VTRIP (2.4–2.6 V); same 4 Kbit density and pinout | Designed for 3.3 V systems; unsuitable for 5 V rails without level shifting | Select only if host operates at 3.3 V and requires lower trip voltage for early store initiation |
| FM24CL04B-G | Cypress (Infineon) 4 Kbit F-RAM; unlimited endurance; no store latency; 2.7–5.5 V VCC | Eliminates store timing uncertainty and EEPROM wear concerns but lacks hardware store pin (HS) | Prefer when deterministic zero-latency nonvolatility is required and HS-triggered store is not needed |
Compared with 47C04-I/ST, 47L04-I/ST offers identical functionality at 3.3 V with earlier power-loss detection, while FM24CL04B-G replaces EEPROM with F-RAM to remove store time and endurance limits-but sacrifices the dedicated HS pin for edge-triggered backup.
Availability
47C04-I/ST is available at Aetrix Electronics and suitable for industrial data loggers, PLC configuration storage, smart energy meters, and medical device calibration vaults requiring stable component supply across extended temperature ranges (–40°C to +85°C).
Supply support for 47C04-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog, and memory solutions, with broad industrial and automotive qualification expertise.
The 47C04-I/ST belongs to Microchip's EERAM product line, engineered specifically for applications needing battery-free, fast, and reliable nonvolatile data retention in 5 V embedded systems with unpredictable power profiles.
FAQ
What is the function of the VCAP pin on the 47C04-I/ST?
The VCAP pin on the 47C04-I/ST connects to an external 3.5–4.7 µF capacitor that supplies hold-up energy during VCC collapse. When VCC falls below the 4.0–4.4 V trip threshold (VTRIP), the 47C04-I/ST automatically initiates SRAM-to-EEPROM store within 8 ms. If no capacitor is used, VCAP must be tied to VCC and ASE disabled to prevent EEPROM corruption.
How does the Hardware Store (HS) pin operate on the 47C04-I/ST?
The HS pin on the 47C04-I/ST is an active-high, edge-sensitive trigger: a ≥150 ns pulse initiates immediate SRAM→EEPROM store regardless of AM or ASE status. It is ignored when VCAP voltage is below VTRIP or during ongoing store/recall operations. The EVENT bit in the STATUS register latches the occurrence for diagnostic use.
Can the 47C04-I/ST be used in a 3.3 V system?
No-the 47C04-I/ST is specified only for 4.5–5.5 V operation. For 3.3 V systems, use the pin-compatible 47L04-I/ST variant, which operates from 2.7–3.6 V and has a lower VTRIP (2.4–2.6 V). Direct substitution of 47C04-I/ST in 3.3 V circuits risks functional failure and is outside datasheet specifications.
What is the maximum I²C clock frequency supported by the 47C04-I/ST?
The 47C04-I/ST supports I²C clock frequencies up to 1 MHz under all operating conditions (4.5–5.5 V, –40°C to +85°C). This enables high-throughput configuration and logging-e.g., writing 512 bytes in under 5 ms with sequential writes-without compromising timing margins due to its zero-cycle-delay architecture and Schmitt-triggered inputs.
How is write protection configured on the 47C04-I/ST?
Write protection on the 47C04-I/ST is controlled by BP<2:0> bits in the nonvolatile STATUS register (address 00h), allowing selection of protected SRAM regions from top 1/64 (1F8h–1FFh) to full array (000h–1FFh). Protection is enforced at the hardware level: writes to locked addresses receive no ACK and abort the transaction without incrementing the address pointer.
47C04-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EERAM
- Technology:
- EEPROM, SRAM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 400 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
47C04-I/ST FAQ
1.How can I place an order for 47C04-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 47C04-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 47C04-I/ST reliable?
The price and inventory of 47C04-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 47C04-I/ST is usually 5 days.
3.What payment methods are accepted for 47C04-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 47C04-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 47C04-I/ST?
47C04-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 47C04-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 47C04-I/ST?
For technical support, including 47C04-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 47C04-I/ST requirements.
6.How does Aetrix verify that 47C04-I/ST is sourced from the original manufacturer or authorized distributors?
All 47C04-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 47C04-I/ST meets industry standards.
7.What is the process for return or replacement of 47C04-I/ST?
All 47C04-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 47C04-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 47C04-I/ST part is unused and in its original packaging.
Return procedure for 47C04-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
47C04-I/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
