Microchip Technology 47C16T-E/ST
- Part No.:
- 47C16T-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
47C16T-E/ST.pdf
- Description:
- IC EERAM 16KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,003
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
47C16T-E/ST from Microchip Technology is a 16 Kbit (2,048 × 8) I²C serial EERAM combining volatile SRAM with nonvolatile EEPROM backup. It operates at 4.5V–5.5V, supports up to 1 MHz I²C, and delivers automatic power-loss data retention via VCAP-triggered store/recall. Used in industrial control modules where deterministic nonvolatile write timing and high endurance are required.
For engineers reviewing the 47C16T-E/ST datasheet, 47C16T-E/ST pinout, 47C16T-E/ST application, or 47C16T-E/ST equivalent, key selection criteria include auto-store trip voltage (4.0–4.4 V), manual store time (25 ms max), EEPROM endurance (>1 million cycles), SRAM infinite write cycles, and TSSOP-8 package compatibility with legacy 47Cxx designs.
Technical Context
The 47C16T-E/ST implements a dual-memory architecture: 2,048 × 8-bit SRAM for fast read/write access and EEPROM for nonvolatile backup. Store and recall operations are triggered either automatically on VCC fall below VTRIP (4.0–4.4 V) or manually via HS pin pulse or software command (0x55 + 0x33 / 0xDD).
I²C interface complies with standard 100 kHz/400 kHz/1 MHz modes, features Schmitt-trigger inputs (SDA/SCL/HS), supports cascading up to four devices, and uses 7-bit client addressing with A1/A2 hardware select bits. The STATUS register (00h) controls ASE (Auto-Store Enable), BP<2:0> (block protection), and AM (Array Modified) flag.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 16 Kbit (2,048 × 8 organization) |
| VCC Range | 4.5 V to 5.5 V - compatible with 5 V logic systems and industrial power rails |
| I²C Speed | Up to 1 MHz - enables high-throughput configuration and logging without bus bottlenecks |
| Store Time | ≤25 ms (manual or auto) - ensures full SRAM-to-EEPROM transfer before power collapse |
| Recall Time | ≤5 ms - restores valid SRAM contents rapidly after power-up for deterministic boot behavior |
| EEPROM Endurance | 1,000,000 store cycles - supports frequent parameter updates in field-deployed equipment |
| Data Retention | >200 years - guarantees long-term data integrity without refresh or maintenance |
Pinout & Package
47C16T-E/ST is housed in an 8-lead TSSOP (Thin Shrink Small Outline Package) with 0.65 mm lead pitch, optimized for automated assembly and space-constrained industrial PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCAP | Auto-store capacitor connection | Accepts 5–6.8 µF external capacitor to enable automatic SRAM→EEPROM transfer on power loss |
| A1, A2 | Hardware address select inputs | Set two LSBs of 7-bit I²C client address (1010 A2 A1 0 R/W); allow up to four devices on same bus |
| VSS | Ground reference | Return path for all internal circuits; must be low-impedance to ensure noise immunity during store/recall |
| VCC | Power supply input | 4.5–5.5 V supply; trip voltage (VTRIP = 4.0–4.4 V) triggers auto-store when falling |
| HS | Hardware store trigger | Pulse ≥150 ns high initiates immediate SRAM→EEPROM transfer independent of VCAP or ASE state |
| SCL | I²C clock input | Drives synchronous communication; Schmitt-trigger input suppresses noise on shared bus lines |
| SDA | I²C bidirectional data line | Open-drain interface with ±1 µA leakage; supports multi-master arbitration and ACK/NACK signaling |
Key Features
| Feature | Design Value |
|---|---|
| SRAM + EEPROM integration | Combines infinite SRAM write cycles with 1M-cycle EEPROM endurance-eliminates wear-out concerns in logging and calibration applications |
| Three-store initiation modes | Auto-store (VCAP-based), hardware store (HS pin), and software store (I²C command)-enables flexible, system-level power-loss response strategies |
| Configurable block protection | STATUS register BP<2:0> bits support 7 protection levels (e.g., upper 1/64 to full array), preventing accidental overwrites of critical firmware parameters |
| Nonvolatile event detection | EVENT bit in STATUS register latches external HS pin transitions-provides tamper or status-change audit trail without host polling |
| Industrial temperature range | -40°C to +125°C (Extended grade) - qualified per AEC-Q100, suitable for under-hood automotive and factory-floor environments |
Applications
| Industrial PLC Data Logging | Automotive Body Control Module |
|---|---|
Use Scenario: Captures sensor readings and fault codes between controller resets in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile scratchpad memory that retains runtime variables across brownouts and scheduled reboots. Use Value: Eliminates need for external backup battery or supercapacitor while guaranteeing ≤25 ms store completion before VCC drops below 4.0 V. |
Use Scenario: Stores seat position, mirror angle, and lighting preferences in vehicle body control units. IC Role / Device Role / Timing Role: Parameter retention device with AEC-Q100 qualification and -40°C to +125°C operation. Use Value: Enables instant recall of user settings at power-on with ≤5 ms latency, meeting OEM cold-start timing requirements. |
| Medical Infusion Pump Calibration | Smart Energy Meter Firmware Settings |
Use Scenario: Holds calibrated flow-rate coefficients and safety thresholds updated during service calibration. IC Role / Device Role / Timing Role: Secure, write-protected memory block for regulatory-critical parameters. Use Value: BP<2:0> bits lock upper 1/2 of array (0x100–0x1FF), preventing field overwrite while allowing dynamic SRAM use for operational logs. |
Use Scenario: Stores tariff schedules, meter ID, and cryptographic keys in utility-grade electricity meters. IC Role / Device Role / Timing Role: High-reliability nonvolatile storage with >200-year data retention and 1M-cycle endurance. Use Value: Meets ANSI C12.1 and IEC 62056 standards for metrology data integrity over 20+ year product lifecycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EERAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 47C16T-I/ST | Same 16 Kbit density and TSSOP-8 package, but rated for Industrial (-40°C to +85°C) not Extended (-40°C to +125°C) temperature range | Lacks AEC-Q100 qualification and extended thermal margin; unsuitable for under-hood or high-ambient industrial enclosures | Select only if operating ambient stays ≤85°C and automotive qualification is unnecessary |
| FM24V10-G | F-RAM-based 1 Mbit nonvolatile RAM (128K × 8); no store latency, unlimited endurance, but higher VCC min (2.7 V) and no auto-store/VTRIP feature | Eliminates store timing uncertainty but requires redesign to handle F-RAM's different write protocol and lack of hardware store pin | Choose when zero-latency writes and 10¹⁴ cycle endurance outweigh need for integrated auto-store and HS pin control |
Compared with 47C16T-E/ST, the 47C16T-I/ST sacrifices extended temperature capability and AEC-Q100 compliance for lower cost, while the FM24V10-G replaces EEPROM-based store/recall with instant-write F-RAM-requiring changes to power-fail detection logic and eliminating VCAP dependency.
Availability
47C16T-E/ST is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and medical device applications requiring stable component supply, long-lifecycle support, and guaranteed AEC-Q100 compliance.
Supply support for 47C16T-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a global semiconductor company specializing in microcontrollers, analog, FPGA, and memory solutions, with emphasis on reliability, longevity, and embedded control.
The 47C16T-E/ST belongs to Microchip's EERAM family-designed specifically for applications needing battery-free, deterministic nonvolatile storage with SRAM-like speed and EEPROM-like persistence.
FAQ
What is the function of the VCAP pin on the 47C16T-E/ST?
The VCAP pin on the 47C16T-E/ST connects to an external 5–6.8 µF capacitor that supplies hold-up energy during power loss. When VCC falls below the trip voltage (4.0–4.4 V), the stored charge enables automatic SRAM-to-EEPROM store within ≤25 ms. If VCAP is unconnected, the pin must be tied to VCC and Auto-Store disabled to prevent EEPROM corruption.
How does the 47C16T-E/ST differ from standard I²C EEPROMs?
Unlike standard I²C EEPROMs, the 47C16T-E/ST integrates a 2,048 × 8-bit SRAM array with parallel EEPROM backup. It supports zero-cycle-delay reads/writes to SRAM, automatic store/recall on power transition, hardware store triggering via HS pin, and software-configurable block protection-all accessible over the same I²C bus without external controllers or timing supervision.
Can the 47C16T-E/ST replace a 47C04T-E/ST in an existing design?
No-the 47C16T-E/ST is not a drop-in replacement for the 47C04T-E/ST due to differing memory density (16 Kbit vs. 4 Kbit) and address space (2,048 × 8 vs. 512 × 8). Software must be updated to handle the larger address range, and I²C transactions requiring more than 512 bytes will exceed the smaller device's capacity. Pinout and electrical specs are identical, but functional compatibility requires firmware revision.
What is the purpose of the EVENT bit in the STATUS register of the 47C16T-E/ST?
The EVENT bit (bit 0) in the 47C16T-E/ST STATUS register (00h) latches high when the HS pin is driven high during normal operation, indicating an external hardware event such as a button press or safety interlock closure. It remains set until cleared by a STATUS register write, enabling the host MCU to detect asynchronous events without continuous polling of the HS pin.
Does the 47C16T-E/ST require external pull-up resistors on SDA and SCL lines?
Yes-the 47C16T-E/ST uses open-drain I²C outputs on SDA and SCL, requiring external pull-up resistors to VCC. Typical values range from 1.8 kΩ to 10 kΩ depending on bus capacitance and desired rise time; Microchip recommends 4.7 kΩ for standard 100 kHz operation with ≤400 pF total bus capacitance, as specified in DS20005371E.
47C16T-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EERAM
- Technology:
- EEPROM, SRAM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 400 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
47C16T-E/ST FAQ
1.How can I place an order for 47C16T-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 47C16T-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 47C16T-E/ST reliable?
The price and inventory of 47C16T-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 47C16T-E/ST is usually 5 days.
3.What payment methods are accepted for 47C16T-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 47C16T-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 47C16T-E/ST?
47C16T-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 47C16T-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 47C16T-E/ST?
For technical support, including 47C16T-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 47C16T-E/ST requirements.
6.How does Aetrix verify that 47C16T-E/ST is sourced from the original manufacturer or authorized distributors?
All 47C16T-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 47C16T-E/ST meets industry standards.
7.What is the process for return or replacement of 47C16T-E/ST?
All 47C16T-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 47C16T-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 47C16T-E/ST part is unused and in its original packaging.
Return procedure for 47C16T-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
47C16T-E/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
