Microchip Technology 47L04-E/P
- Part No.:
- 47L04-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 24-DIP (0.600", 15.24mm)
- Datasheet:
-
47L04-E/P.pdf
- Description:
- IC EERAM 4KBIT I2C 1MHZ 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,733
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
47L04-E/P from Microchip Technology is a 4 Kbit (512 × 8) I²C serial EERAM combining volatile SRAM with nonvolatile EEPROM backup, operating at 2.7–3.6 V and supporting up to 1 MHz I²C clock, with automatic power-loss store/recall via external capacitor and hardware store pin (HS), used in automotive and industrial data-logging systems requiring persistent memory without battery support.
For engineers reviewing the 47L04-E/P datasheet, 47L04-E/P pinout, 47L04-E/P application, or 47L04-E/P equivalent, this page delivers verified technical context, exact pin functions, real-world use cases in power-fail-safe systems, and two validated alternative parts with documented functional and application-level differences.
Technical Context
The 47L04-E/P implements a dual-memory architecture: 512 × 8-bit SRAM for high-speed read/write access and integrated EEPROM for nonvolatile retention (>200 years), with automatic Store triggered by VCC falling below 2.4–2.6 V (VTRIP) and automatic Recall on power-up. Its I²C interface supports standard, fast, and high-speed modes (100 kHz/400 kHz/1 MHz) with Schmitt-trigger inputs and zero-cycle-delay transfers.
Control logic includes a volatile AM (Array Modified) bit that tracks SRAM changes since last Store/Recall, nonvolatile BP<2:0> bits enabling software-selectable write protection (from 1/64 to full array), and ASE bit enabling/disabling Auto-Store. The HS pin provides hardware-initiated Store with 150 ns minimum pulse width and event flagging via STATUS register EVENT bit.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 4 Kbit (512 × 8 organization), enabling compact firmware parameter storage without external memory expansion |
| VCC Operating Range | 2.7 V to 3.6 V - compatible with 3.3 V industrial and automotive supply rails |
| I²C Clock Frequency | Up to 1 MHz - supports high-throughput configuration updates in real-time control loops |
| Store Time (Max) | 8 ms - ensures rapid EEPROM backup before brownout-induced system failure |
| Recall Time (Max) | 2 ms - restores valid SRAM contents within milliseconds of power restoration |
| Standby Current | 40 µA max - enables ultra-low-power operation in always-on monitoring nodes |
| Data Retention | >200 years - guarantees long-term integrity of calibration or fault-log data across product lifetime |
| EEPROM Endurance | 1 million store cycles - supports frequent logging in telemetry or diagnostic applications |
Pinout & Package
47L04-E/P is supplied in 8-Lead PDIP (Plastic Dual In-line Package), a through-hole package suitable for prototyping, legacy industrial PCBs, and high-reliability environments where mechanical robustness and thermal cycling stability are critical.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCAP | Auto-store capacitor connection | Accepts 5–6.8 µF external capacitor to enable automatic SRAM→EEPROM transfer during power loss |
| A1, A2 | Device address select inputs | Set 2-bit chip select code (with fixed '0' bit) to allow up to four devices on same I²C bus |
| VSS | Ground reference | Common return path for all internal circuits; must be low-impedance to minimize noise coupling |
| VCC | Power supply input | 2.7–3.6 V supply; powers both SRAM and EEPROM; trip voltage (VTRIP) = 2.4–2.6 V triggers Auto-Store |
| HS | Hardware store trigger | Active-high signal initiating immediate SRAM→EEPROM transfer; also sets EVENT flag in STATUS register |
| SCL | I²C clock input | Controls timing of all serial transfers; Schmitt-triggered for noise immunity in electrically noisy environments |
| SDA | I²C bidirectional data line | Open-drain interface with internal pull-up; supports multi-master arbitration and ACK/NACK signaling |
Key Features
| Feature | Design Value |
|---|---|
| Automatic Store/Recall | SRAM→EEPROM transfer triggered by VCC drop below 2.4–2.6 V; EEPROM→SRAM reload on power-up - eliminates need for external supervisory ICs |
| Hardware Store Pin (HS) | Dedicated active-high input enabling deterministic, sub-millisecond initiation of Store independent of I²C bus state or firmware execution |
| Software Write Protection | Configurable BP<2:0> bits protect 1/64 to full SRAM array - prevents accidental overwrites of critical calibration or security keys |
| Nonvolatile Event Flag | EVENT bit in STATUS register latches external HS pin transitions - enables post-failure forensic analysis of power-interruption events |
| High-Speed I²C Interface | 1 MHz operation with zero-cycle-delay reads/writes - reduces configuration latency in time-critical embedded systems |
Applications
| Automotive Telematics Logging | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing GPS coordinates, vehicle speed, and fault codes during unexpected ignition-off events in telematics control units. IC Role / Device Role / Timing Role: Nonvolatile memory controller managing SRAM-to-EEPROM transfer within 8 ms of VCC collapse, ensuring no loss of crash or diagnostic data. Use Value: Eliminates reliance on backup batteries or supercapacitors while meeting AEC-Q100 Grade 2 (−40°C to +105°C) requirements for automotive under-hood modules. |
Use Scenario: Preserving ladder logic parameters and I/O mapping tables across factory-floor power interruptions in programmable logic controllers. IC Role / Device Role / Timing Role: Power-fail-safe memory buffer interfacing with host MCU via I²C, using HS pin to initiate Store upon detection of AC line sag. Use Value: Enables deterministic recall of operational settings within 2 ms of power restoration, minimizing machine downtime and reconfiguration overhead. |
| Smart Meter Firmware Parameter Backup | Medical Device Calibration Data Retention |
Use Scenario: Securing tariff schedules, billing counters, and communication keys in electricity meters subject to frequent grid fluctuations. IC Role / Device Role / Timing Role: Dual-mode memory subsystem providing infinite SRAM writes during normal operation and 1M-cycle EEPROM endurance for infrequent but critical updates. Use Value: Meets IEC 62056 and ANSI C12.22 standards for data integrity, with software write protection preventing unauthorized parameter modification. |
Use Scenario: Archiving sensor offset/gain coefficients and user-adjusted therapy settings in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: High-reliability nonvolatile storage element ensuring >200-year data retention and AEC-Q100-compliant operation at extended temperature (−40°C to +125°C). Use Value: Supports FDA 21 CFR Part 11 compliance by guaranteeing immutable calibration history across device lifetime without battery maintenance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EERAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 47L04-I/P | Same 4 Kbit density and pinout, but rated for Industrial (−40°C to +85°C) rather than Extended (−40°C to +125°C) temperature range | Not qualified for under-hood automotive or high-ambient industrial enclosures exceeding +85°C | Select 47L04-I/P only when ambient operating temperature remains ≤+85°C and AEC-Q100 qualification is not required |
| FM24V04 | F-RAM-based 4 Kbit nonvolatile RAM (no separate EEPROM); 10¹⁴ read/write endurance; no Store/Recall latency; operates at 2.7–3.65 V | Eliminates Store/Recall timing constraints and capacitor dependency, but lacks hardware Store pin and nonvolatile event flag | Choose FM24V04 when deterministic, zero-latency nonvolatility is prioritized over power-fail event logging and hardware-triggered backup |
Compared with 47L04-I/P, the 47L04-E/P adds extended temperature capability and AEC-Q100 qualification for harsh environments; compared with FM24V04, it trades F-RAM's infinite endurance for dedicated power-fail management features including VCAP-triggered Auto-Store, HS pin, and EVENT flag - making it optimal for automotive and industrial systems requiring forensic power-event tracking.
Availability
47L04-E/P is available at Aetrix Electronics and suitable for automotive telematics, industrial PLCs, smart metering, and medical device calibration storage requiring stable component supply across extended temperature and long product lifecycles.
Supply support for 47L04-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 47L04-E/P belongs to Microchip's EERAM product line, designed specifically for applications needing seamless, low-overhead integration of volatile speed and nonvolatile reliability - targeting automotive, industrial, and medical systems where power interruption resilience is mission-critical.
FAQ
What is the primary function of the VCAP pin on the 47L04-E/P?
The VCAP pin on the 47L04-E/P connects to an external 5–6.8 µF capacitor that supplies hold-up energy during VCC collapse, enabling automatic SRAM-to-EEPROM Store when VCC falls below the 2.4–2.6 V trip threshold. Without VCAP, Auto-Store must be disabled (ASE = 0) and manual Store initiated via HS pin or software command to prevent EEPROM corruption.
How does the 47L04-E/P differ from standard I²C EEPROMs like the 24LC04?
Unlike standard I²C EEPROMs such as the 24LC04, the 47L04-E/P integrates a 512 × 8-bit SRAM array with instantaneous read/write access and automatic background EEPROM backup. It eliminates write-cycle delays (no 5–10 ms wait per byte), supports 1 MHz I²C, and provides hardware Store triggering and nonvolatile event detection - making it suitable for real-time data capture where EEPROM latency is unacceptable.
Can the 47L04-E/P operate without an external capacitor on the VCAP pin?
Yes, the 47L04-E/P can operate without an external capacitor on VCAP if Auto-Store is disabled (ASE = 0) and VCAP is tied directly to VCC. In this mode, Store operations must be initiated manually via the HS pin or software command. Omitting VCAP while enabling Auto-Store risks EEPROM data corruption during uncontrolled power loss.
What does the AM (Array Modified) bit indicate in the 47L04-E/P STATUS register?
The AM bit in the 47L04-E/P STATUS register is a volatile flag indicating whether the SRAM array has been written since the last Store or Recall operation: AM = 1 means SRAM contents differ from EEPROM, enabling Auto-Store and Hardware Store; AM = 0 means arrays match and Store operations are inhibited unless forced via software command. AM is cleared automatically after each successful Store or Recall.
Is the 47L04-E/P pin-compatible with other devices in the 47XXX family?
Yes, the 47L04-E/P shares identical 8-pin PDIP pinout and I²C interface compatibility with all 47XXX variants (47C04, 47L16, 47C16), differing only in density (4 Kbit vs. 16 Kbit) and VCC range (2.7–3.6 V vs. 4.5–5.5 V). This allows direct substitution in existing layouts when memory size or supply voltage permits, provided software addresses the correct density and configures BP bits accordingly.
47L04-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 24-DIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EERAM
- Technology:
- EEPROM, SRAM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 400 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 24-PDIP
47L04-E/P FAQ
1.How can I place an order for 47L04-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 47L04-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 47L04-E/P reliable?
The price and inventory of 47L04-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 47L04-E/P is usually 5 days.
3.What payment methods are accepted for 47L04-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 47L04-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 47L04-E/P?
47L04-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 47L04-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 47L04-E/P?
For technical support, including 47L04-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 47L04-E/P requirements.
6.How does Aetrix verify that 47L04-E/P is sourced from the original manufacturer or authorized distributors?
All 47L04-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 47L04-E/P meets industry standards.
7.What is the process for return or replacement of 47L04-E/P?
All 47L04-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 47L04-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 47L04-E/P part is unused and in its original packaging.
Return procedure for 47L04-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
47L04-E/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

