Microchip Technology 47L04-E/SN
- Part No.:
- 47L04-E/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
47L04-E/SN.pdf
- Description:
- IC EERAM 4KBIT I2C 1MHZ 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:607
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
47L04-E/SN from Microchip Technology is a 4 Kbit I²C serial EERAM (SRAM with integrated EEPROM backup), organized as 512 × 8 bits, operating from 2.7V–3.6V, supporting up to 1 MHz I²C interface, and featuring automatic power-loss data retention via VCAP capacitor-assisted store/recall. It serves as nonvolatile memory buffer in industrial control modules where SRAM speed and EEPROM endurance are jointly required.
For engineers reviewing the 47L04-E/SN datasheet, 47L04-E/SN pinout, 47L04-E/SN application, or 47L04-E/SN equivalent, key selection considerations include its 8 ms max store time, 200 µA typical active current, software/hardware store control, ASE/AM status register management, and AEC-Q100-qualified extended temperature operation (–40°C to +125°C).
Technical Context
The 47L04-E/SN implements a dual-memory architecture: volatile SRAM for high-speed read/write access and nonvolatile EEPROM for data persistence. Its I²C client interface uses standard 7-bit addressing with user-configurable A1/A2 pins and supports byte/sequential reads/writes with zero-cycle-delay timing.
Store and recall operations are triggered either automatically on VCC fall below VTRIP (2.4–2.6 V), manually via HS pin pulse (≥150 ns), or through software commands (0x55 + 0x33 for Store, 0x55 + 0xDD for Recall). The STATUS register (address 0x00) provides real-time AM (Array Modified), ASE (Auto-Store Enable), and EVENT flag control with nonvolatile BP bits for 1/64–full-array write protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 4 Kbit (512 × 8 bits) SRAM with EEPROM backup - defines usable fast-access memory space and backup granularity |
| VCC Range | 2.7V–3.6V - compatible with 3.3V systems; enables direct integration without level-shifting |
| I²C Speed | Up to 1 MHz - supports high-throughput configuration/data logging in real-time embedded systems |
| Store Time | ≤8 ms (max) - ensures reliable SRAM→EEPROM transfer before brownout-induced failure |
| Data Retention | >200 years (EEPROM) - guarantees long-term data integrity in unpowered storage |
| Endurance | 1 million EEPROM store cycles - supports frequent power-cycle logging in telemetry or metering |
| Temp Range | –40°C to +125°C (Extended) - qualified per AEC-Q100 Grade 1 for under-hood automotive and harsh industrial use |
| Active Current | 200 µA typical - minimizes system power budget during active memory access |
Pinout & Package
47L04-E/SN is supplied in an 8-lead SOIC package (SN suffix), with gull-wing leads, 1.27 mm pitch, and JEDEC MS-012AC footprint. Pin functions are electrically validated per DS20005371E.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCAP | Backup capacitor connection | Accepts 5–6.8 µF external capacitor to enable auto-store on power loss; must be tied to VCC if unused |
| A1, A2 | User-configurable address inputs | Set two LSBs of I²C slave address (1010 A2 A1 0 R/W); allow up to four devices on same bus |
| VSS | Ground reference | System return path for all internal logic and memory arrays; requires low-impedance PCB connection |
| VCC | Power supply | 2.7–3.6V main supply; powers SRAM, EEPROM, and I²C interface; monitored for auto-store trigger |
| HS | Hardware store input | Active-high asynchronous trigger (≥150 ns pulse) for immediate SRAM→EEPROM transfer; ignored during store/recall |
| SCL | I²C clock input | Controls data sampling timing; Schmitt-triggered for noise immunity; supports 100 kHz–1 MHz operation |
| SDA | I²C bidirectional data line | Open-drain interface with internal pull-up capability; handles address, command, and memory data transfers |
Key Features
| Feature | Design Value |
|---|---|
| Auto-store on power-down | Triggers EEPROM backup when VCC falls below 2.4–2.6 V, eliminating need for external voltage monitor or host intervention |
| Software-controlled store/recall | Executes via I²C write to COMMAND register (0x55+0x33 or 0x55+0xDD), enabling deterministic data persistence in firmware-defined states |
| Configurable write protection | STATUS register BP2:BP0 bits enable selective protection of upper 1/64 to full SRAM array - prevents accidental overwrites in critical zones |
| Nonvolatile event detection | HS pin transition sets EVENT bit in STATUS register, providing hardware-logged timestamp of external trigger events independent of power state |
| Zero-cycle-delay I²C | Enables immediate data availability after SCL edge - eliminates wait states and improves throughput in burst-read applications |
Applications
| Industrial PLC Data Logging | Automotive Body Control Module |
|---|---|
Use Scenario: Capturing sensor calibration offsets and runtime fault counters across frequent power cycles in factory automation controllers. IC Role / Device Role / Timing Role: Nonvolatile SRAM buffer that retains volatile configuration between mains outages while enabling microsecond-speed access during operation. Use Value: Eliminates battery-backed RAM complexity; achieves >200-year data retention and 1M-cycle endurance without wear leveling firmware. |
Use Scenario: Storing door lock actuation history and seat position presets in vehicles subjected to engine-off battery drain and thermal cycling. IC Role / Device Role / Timing Role: AEC-Q100-qualified EERAM providing fail-safe memory for safety-critical settings with guaranteed recall at cold start. Use Value: Meets automotive extended temperature (–40°C to +125°C) and vibration requirements while reducing BOM count vs. discrete SRAM+EEPROM+supervisory IC. |
| Smart Energy Meter Firmware State | Medical Infusion Pump Calibration Storage |
Use Scenario: Preserving tariff schedules, demand-response flags, and tamper-event timestamps during grid voltage sags or meter replacement. IC Role / Device Role / Timing Role: I²C-connected persistent memory with hardware store pin for immediate save-on-interrupt, ensuring no data loss during brownout. Use Value: 8 ms store time meets ANSI C12.1/C12.20 compliance windows; 1 MHz interface accelerates firmware update verification. |
Use Scenario: Securing drug library parameters and dose history in battery-powered portable infusion pumps requiring regulatory traceability. IC Role / Device Role / Timing Role: Tamper-resistant memory with software write protection (BP bits) to prevent unauthorized modification of calibrated delivery algorithms. Use Value: Enables IEC 62304 Class C compliance via deterministic recall on power-up and immutable parameter storage without external security IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EERAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 47L04-I/SN | Same die, Industrial temp range (–40°C to +85°C); lower VTRIP tolerance (2.4–2.6 V unchanged) | Lacks AEC-Q100 qualification; unsuitable for automotive under-hood deployment | Select only for cost-sensitive commercial-grade systems not requiring extended temperature or automotive qualification |
| FM24V04-G | Cypress (Infineon) 4 Kbit F-RAM; 3.0–3.6 V; no VCAP capacitor needed; unlimited endurance; 1 MHz I²C | F-RAM eliminates store latency and wear-out concerns but lacks hardware store pin and nonvolatile event flag | Choose when deterministic sub-1 µs writes and infinite endurance outweigh need for HS-triggered logging or EVENT flag functionality |
Compared with 47L04-I/SN, the 47L04-E/SN adds AEC-Q100 qualification and extended temperature support; compared with FM24V04-G, it trades F-RAM's zero-write-latency for integrated event detection and capacitor-based auto-store - making it optimal for automotive and industrial systems requiring hardware-triggered persistence.
Availability
47L04-E/SN is available at Aetrix Electronics and suitable for industrial PLC data logging, automotive body control modules, and smart energy meter firmware state retention requiring stable component supply across multi-year production cycles.
Supply support for 47L04-E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing infrastructure.
The 47L04-E/SN belongs to Microchip's EERAM product line, designed specifically to replace battery-backed SRAM and discrete SRAM+EEPROM combinations in systems demanding both high-speed access and guaranteed nonvolatile storage without external supervision.
FAQ
What is the function of the VCAP pin on the 47L04-E/SN?
The VCAP pin on the 47L04-E/SN connects to an external 5–6.8 µF capacitor to enable automatic SRAM-to-EEPROM store during power loss. When VCC drops below the trip voltage (2.4–2.6 V), charge stored in the capacitor sustains the device long enough to complete the ≤8 ms store operation. If unused, VCAP must be tied to VCC and ASE disabled to prevent EEPROM corruption - a requirement explicitly defined in DS20005371E.
How does the 47L04-E/SN differ from standard I²C EEPROMs?
Unlike standard I²C EEPROMs, the 47L04-E/SN integrates a 512 × 8-bit SRAM array with instant read/write access and an on-chip EEPROM backup. It supports zero-cycle-delay I²C reads/writes to SRAM, while EEPROM is used only for persistence - eliminating EEPROM write latency during normal operation. The 47L04-E/SN also provides hardware store (HS pin), status register (AM/ASE/EVENT), and configurable write protection absent in basic EEPROMs.
Can the 47L04-E/SN operate without an external capacitor?
Yes, the 47L04-E/SN can operate without an external capacitor only if Auto-Store is disabled (ASE = 0) and VCAP is hard-wired to VCC. In this mode, store and recall operations rely solely on software commands (0x55+0x33 / 0x55+0xDD) or the HS pin. However, power-loss data retention is forfeited - making capacitor omission acceptable only in systems with controlled shutdown sequences or redundant backup mechanisms.
What does the AM bit in the STATUS register indicate for the 47L04-E/SN?
The AM (Array Modified) bit in the 47L04-E/SN STATUS register (bit 7, read-only) indicates whether the SRAM contents differ from the EEPROM backup: AM = 1 means at least one write has occurred since the last store or recall, enabling auto-store and hardware store functions. AM is cleared automatically upon completion of any store or recall operation and cannot be written directly - it serves as a hardware-enforced dirty-bit flag essential for deterministic persistence control.
Is the 47L04-E/SN pin-compatible with other devices in the 47XXX family?
Yes, the 47L04-E/SN is pin-compatible with all 47XXX variants (47C04, 47L16, 47C16) in the same package type (e.g., SOIC-8 SN), sharing identical pinout, I²C protocol, and register map. However, density (4K vs. 16K), VCC range (2.7–3.6V vs. 4.5–5.5V), and store time (8 ms vs. 25 ms) differ - requiring firmware validation of address boundaries and timing constraints when substituting across family members.
47L04-E/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EERAM
- Technology:
- EEPROM, SRAM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 400 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
47L04-E/SN FAQ
1.How can I place an order for 47L04-E/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 47L04-E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 47L04-E/SN reliable?
The price and inventory of 47L04-E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 47L04-E/SN is usually 5 days.
3.What payment methods are accepted for 47L04-E/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 47L04-E/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 47L04-E/SN?
47L04-E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 47L04-E/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 47L04-E/SN?
For technical support, including 47L04-E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 47L04-E/SN requirements.
6.How does Aetrix verify that 47L04-E/SN is sourced from the original manufacturer or authorized distributors?
All 47L04-E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 47L04-E/SN meets industry standards.
7.What is the process for return or replacement of 47L04-E/SN?
All 47L04-E/SN units undergo pre-shipment inspection (PSI). If there is an issue with 47L04-E/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 47L04-E/SN part is unused and in its original packaging.
Return procedure for 47L04-E/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
47L04-E/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
