Microchip Technology 47L04-E/ST
- Part No.:
- 47L04-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
47L04-E/ST.pdf
- Description:
- IC EERAM 4KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:370
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
47L04-E/ST from Microchip Technology is a 4 Kbit I²C serial EERAM combining 512 × 8-bit SRAM with integrated EEPROM backup, operating from 2.7V to 3.6V, supporting up to 1 MHz I²C interface, and featuring automatic power-loss store/recall via external VCAP capacitor. It delivers infinite SRAM write cycles, >1 million EEPROM store cycles, and >200-year data retention - deployed in automotive body control modules for nonvolatile parameter storage during ignition cycling.
For engineers reviewing the 47L04-E/ST datasheet, 47L04-E/ST pinout, 47L04-E/ST application, or 47L04-E/ST equivalent, key selection considerations include its 8-pin TSSOP package, hardware store (HS) pin support, ASE/AM bit-controlled auto-store behavior, and software-configurable SRAM write protection down to 1/64 of the array.
Technical Context
The 47L04-E/ST implements a dual-memory architecture where volatile SRAM serves as primary working memory and nonvolatile EEPROM provides persistent backup. Store and recall operations are triggered either automatically on VCC fall/rise (when ASE = 1 and VCAP ≥ VTRIP), manually via HS pin pulse (≥150 ns), or through software commands (0x55 + 0x33 for Store, 0x55 + 0xDD for Recall).
Its I²C interface complies with standard 100 kHz / 400 kHz / 1 MHz modes, uses Schmitt-trigger inputs on SDA/SCL/HS for noise immunity, supports cascading up to four devices via A1/A2 address pins, and enforces strict timing: THD:STA ≥ 250 ns, TSU:DAT ≥ 100 ns, and TSTORE ≤ 8 ms for full 4 Kbit store.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 4 Kbit (512 × 8-bit SRAM + EEPROM backup) |
| VCC Range | 2.7V–3.6V - compatible with 3.3V systems; VTRIP = 2.4–2.6V enables reliable auto-store at brown-out threshold |
| I²C Speed | Up to 1 MHz - supports high-throughput configuration updates without bus contention |
| Store Time | ≤8 ms - ensures full SRAM-to-EEPROM transfer before power collapse in fast-dropping rails |
| Data Retention | >200 years - guarantees long-term calibration or fault-log persistence across product lifetime |
| Endurance | >1,000,000 store cycles - enables daily firmware parameter logging over 27+ years |
| Temp Range | −40°C to +125°C (Extended grade) - qualified per AEC-Q100 for under-hood automotive use |
Pinout & Package
47L04-E/ST is housed in an 8-lead TSSOP (Thin Shrink Small Outline Package) with 0.65 mm lead pitch, JEDEC MO-153 compliant, suitable for automated SMT assembly and space-constrained automotive ECUs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VCAP | Auto-store energy reservoir | Connects to external 5–6.8 µF capacitor; holds sufficient charge to complete ≤8 ms store operation during VCC dropout |
| 2: A1 | Device address input | User-configurable chip select bit; sets LSB of 7-bit I²C client address (1010 A2 A1 0) |
| 3: A2 | Device address input | User-configurable chip select bit; sets MSB of 7-bit I²C client address (1010 A2 A1 0) |
| 4: VSS | Ground reference | System return path for all internal logic and I²C interface; must be low-impedance |
| 5: VCC | Power supply | 2.7V–3.6V main supply; powers SRAM, EEPROM controller, and I²C transceivers |
| 6: HS | Hardware store trigger | Active-high pulse ≥150 ns initiates immediate SRAM→EEPROM store independent of ASE/AM state |
| 7: SCL | I²C clock input | Drives internal timing for read/write; Schmitt-triggered, supports 1 MHz max frequency |
| 8: SDA | I²C bidirectional data | Open-drain, Schmitt-triggered; requires external pull-up; handles ACK/NACK signaling per I²C spec |
Key Features
| Feature | Design Value |
|---|---|
| Auto-store on power-down | Enables zero-software-intervention data preservation using external VCAP capacitor - eliminates need for host MCU brown-out detection and store sequencing |
| Software write protection | Configurable BP2:BP0 bits protect 1/64 to full SRAM array - prevents accidental overwrite of critical calibration or security keys |
| Nonvolatile event flag | EVENT bit in STATUS register captures external HS pin transitions - supports tamper detection or wake-on-event functionality |
| Zero-cycle-delay reads/writes | Eliminates wait states during I²C transfers - maintains deterministic latency for real-time configuration access |
| AEC-Q100 qualified | Validated for automotive extended temperature range (−40°C to +125°C) - meets reliability requirements for body electronics and ADAS subsystems |
Applications
| Automotive Body Control Unit | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing door lock actuation history, mirror position presets, and lighting profiles across ignition cycles in a vehicle body control module. IC Role / Device Role / Timing Role: Nonvolatile SRAM buffer with automatic power-fail store - retains user settings without MCU intervention during battery disconnect or sleep-mode transitions. Use Value: Eliminates reliance on MCU firmware for store sequencing, reduces BOM count by replacing discrete SRAM + EEPROM + supervisor IC, and ensures data integrity during <100 ms VCC dropouts. |
Use Scenario: Holding ladder logic parameters, I/O mapping tables, and calibration offsets in a programmable logic controller subjected to frequent power cycling in factory automation. IC Role / Device Role / Timing Role: High-endurance serial memory with manual store capability - preserves operational state between maintenance reboots and firmware updates. Use Value: Supports >1M store cycles - outlives typical PLC service life; ASE-disabled mode allows controlled store only after validated parameter validation, preventing corruption from partial writes. |
| Medical Infusion Pump Calibration | Smart Meter Firmware Parameter Backup |
Use Scenario: Archiving dose accuracy corrections, sensor drift compensation coefficients, and usage logs in Class II medical infusion pumps requiring FDA 21 CFR Part 11 compliance. IC Role / Device Role / Timing Role: Tamper-evident nonvolatile memory with EVENT flag - detects unauthorized physical access via HS pin monitoring and logs events to EEPROM. Use Value: EVENT bit persistence enables audit trail generation; >200-year data retention satisfies long-term device traceability mandates without periodic refresh. |
Use Scenario: Backing up tariff schedules, communication keys, and metering constants in ANSI C12.22-compliant smart electricity meters exposed to grid instability and lightning-induced surges. IC Role / Device Role / Timing Role: ESD-hardened (≥4 kV) I²C EERAM - survives repeated 4 kV HBM transients on SDA/SCL lines while maintaining data integrity. Use Value: Integrated Schmitt triggers suppress line noise from noisy AC mains environments; 40 µA standby current extends battery backup runtime during grid outages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nonvolatile serial memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 47L04-I/ST | Same 4 Kbit density and pinout, but rated for −40°C to +85°C (Industrial grade) instead of −40°C to +125°C | Suitable for cabin-mounted infotainment or HVAC controllers not exposed to under-hood thermal stress | Select 47L04-I/ST only if ambient operating temperature remains ≤85°C; otherwise 47L04-E/ST is required for extended-range compliance. |
| FM24V04-G | 4 Kbit F-RAM (not EERAM); no VCAP capacitor needed; 10¹⁴ endurance cycles; 2.7V–3.6V; same 8-pin TSSOP | Eliminates store timing uncertainty and capacitor dependency - preferred where deterministic sub-1 µs writes are mandatory | Choose FM24V04-G when zero-latency nonvolatility is critical and cost premium is acceptable; 47L04-E/ST remains optimal for cost-sensitive, high-endurance EEPROM-based designs. |
Compared with 47L04-I/ST, the 47L04-E/ST adds extended temperature qualification essential for engine bay deployment; versus FM24V04-G, it trades F-RAM speed and endurance for lower unit cost and proven EEPROM data retention stability over decades.
Availability
47L04-E/ST is available at Aetrix Electronics and suitable for automotive body control units, industrial PLCs, medical infusion pumps, and smart metering systems requiring stable component supply across multi-year production lifecycles.
Supply support for 47L04-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad automotive and industrial certification coverage.
The 47L04-E/ST belongs to Microchip's EERAM family - designed specifically to replace discrete SRAM + EEPROM + power-monitoring IC combinations in space- and cost-constrained embedded systems requiring seamless nonvolatile data retention.
FAQ
What is the function of the VCAP pin on the 47L04-E/ST?
The VCAP pin on the 47L04-E/ST connects to an external 5–6.8 µF capacitor that supplies energy to complete the SRAM-to-EEPROM store operation during VCC dropout. When VCAP voltage falls below VTRIP (2.4–2.6V), auto-store initiates; the capacitor must hold sufficient charge to sustain ≤8 ms store duration. If unused, VCAP must be tied to VCC and ASE disabled to prevent EEPROM corruption.
How does the 47L04-E/ST differ from standard I²C EEPROMs?
Unlike standard I²C EEPROMs, the 47L04-E/ST integrates a 512 × 8-bit SRAM array with instant-read/write access and automatic background store/recall to EEPROM. It eliminates write-cycle delays (no 5–10 ms page-write waits), supports zero-cycle-delay I²C transfers, and offers infinite SRAM endurance - making it ideal for frequently updated configuration data that must survive power loss without MCU intervention.
Can the 47L04-E/ST be used without connecting the A1 and A2 pins?
No - A1 and A2 pins on the 47L04-E/ST must be hardwired to VSS or VCC to set the two least-significant bits of the 7-bit I²C client address (1010 A2 A1 0). Leaving them floating risks bus contention or unpredictable addressing. Valid combinations yield addresses 0x50–0x53; all four devices can share one I²C bus with unique A1/A2 configurations.
What happens if the HS pin is asserted during an ongoing I²C transaction?
If the HS pin is driven high during an active I²C read or write on the 47L04-E/ST, the current transaction is immediately aborted to execute the hardware store operation. The device stops acknowledging further bytes, halts SRAM access, and begins transferring SRAM contents to EEPROM. Once store completes (≤8 ms), normal I²C operation resumes - no data loss occurs, but the interrupted transaction must be reinitiated by the host.
Is the 47L04-E/ST pin-compatible with the 47C04 series?
Yes - the 47L04-E/ST shares identical 8-pin TSSOP pinout and signal mapping with the 47C04 series (e.g., 47C04-I/ST), but operates at different VCC ranges (2.7V–3.6V vs. 4.5V–5.5V) and has distinct VTRIP (2.4–2.6V vs. 4.0–4.4V). Direct substitution requires verifying system voltage compatibility and adjusting VCAP capacitance value per datasheet Table 1-1.
47L04-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EERAM
- Technology:
- EEPROM, SRAM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 400 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
47L04-E/ST FAQ
1.How can I place an order for 47L04-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 47L04-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 47L04-E/ST reliable?
The price and inventory of 47L04-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 47L04-E/ST is usually 5 days.
3.What payment methods are accepted for 47L04-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 47L04-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 47L04-E/ST?
47L04-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 47L04-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 47L04-E/ST?
For technical support, including 47L04-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 47L04-E/ST requirements.
6.How does Aetrix verify that 47L04-E/ST is sourced from the original manufacturer or authorized distributors?
All 47L04-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 47L04-E/ST meets industry standards.
7.What is the process for return or replacement of 47L04-E/ST?
All 47L04-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 47L04-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 47L04-E/ST part is unused and in its original packaging.
Return procedure for 47L04-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
47L04-E/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
