Microchip Technology 47L04T-E/ST
- Part No.:
- 47L04T-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
47L04T-E/ST.pdf
- Description:
- IC EERAM 4KBIT I2C 1MHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,330
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
47L04T-E/ST from Microchip Technology is a 4 Kbit I²C serial EERAM combining 512 × 8-bit SRAM with integrated EEPROM backup, operating from 2.7V–3.6V, supporting up to 1 MHz I²C clock, and featuring automatic power-loss store/recall via VCAP capacitor. It delivers infinite SRAM write cycles, >1 million EEPROM store cycles, and >200-year data retention - used in automotive infotainment control modules for volatile parameter caching with nonvolatile persistence.
For engineers reviewing the 47L04T-E/ST datasheet, 47L04T-E/ST pinout, 47L04T-E/ST application, or 47L04T-E/ST equivalent, key selection criteria include I²C timing compliance (1 MHz max), Auto-Store trip voltage (2.4–2.6 V), manual Hardware Store pulse width (≥150 ns), SRAM write protection granularity (down to 1/64 array), and TSSOP-8 package compatibility with industrial (-40°C to +85°C) and extended (-40°C to +125°C) temperature grades.
Technical Context
The 47L04T-E/ST implements a dual-memory architecture where SRAM serves as the primary read/write interface while EEPROM provides high-endurance nonvolatile backup. Its I²C client logic supports standard 7-bit addressing with user-configurable A1/A2 pins and fixed op-code mapping (0x50 for SRAM, 0x30 for control registers).
Power management is hardware- and software-coordinated: Auto-Store triggers on VCC fall below 2.4–2.6 V (with external VCAP capacitor), while manual Store can be initiated via HS pin pulse or software command (0x33). Recall occurs automatically at power-up or via software (0xDD), with status tracking via volatile AM bit and nonvolatile ASE/Event flags in the STATUS register.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Density | 4 Kbit (512 × 8-bit SRAM + EEPROM backup) |
| VCC Range | 2.7 V to 3.6 V - compatible with 3.3 V systems; excludes 5 V operation |
| I²C Clock Max | 1 MHz - enables fast configuration writes and low-latency parameter updates |
| Auto-Store Trip Voltage | 2.4 V to 2.6 V - defines minimum VCC threshold for reliable capacitor-assisted data save |
| Store Time | 8 ms maximum - determines worst-case SRAM-to-EEPROM transfer duration during power loss |
| Recall Time | 2 ms maximum - sets upper bound for EEPROM-to-SRAM reload after power restoration |
| Standby Current | 40 µA maximum - supports ultra-low-power battery-backed operation in sleep modes |
| Temperature Range | -40°C to +125°C (Extended grade) - qualified per AEC-Q100 for under-hood automotive use |
Pinout & Package
47L04T-E/ST is housed in an 8-lead TSSOP (Thin Shrink Small Outline Package) with 0.65 mm lead pitch, JEDEC MO-153 compliant, suitable for automated SMT assembly and space-constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VCAP | Auto-Store capacitor connection | Must be connected to external 5–6.8 µF tantalum/ceramic capacitor to enable automatic power-loss data retention |
| 2: A1 | Chip select input | User-configurable address bit; sets LSB of 7-bit I²C client address (0x50–0x57) |
| 3: A2 | Chip select input | User-configurable address bit; sets MSB of 7-bit I²C client address (0x50–0x57) |
| 4: VSS | Ground reference | System ground return path; must be low-impedance and decoupled near device |
| 5: VCC | Supply voltage input | 2.7–3.6 V DC supply; requires local 0.1 µF ceramic decoupling capacitor |
| 6: HS | Hardware Store trigger | Active-high pulse ≥150 ns initiates immediate SRAM→EEPROM store independent of VCAP state |
| 7: SCL | I²C clock input | Open-drain, Schmitt-triggered; supports 100 kHz / 400 kHz / 1 MHz bus speeds |
| 8: SDA | I²C data bidirectional | Open-drain, Schmitt-triggered; shares bus with other I²C devices; requires pull-up resistor |
Key Features
| Feature | Design Value |
|---|---|
| SRAM + EEPROM integration | Eliminates need for separate memory ICs and external store logic - reduces BOM count and layout complexity |
| Automatic power-loss store/recall | Enables zero-software-intervention data persistence during unexpected power interruption when VCAP is installed |
| Software-configurable write protection | BP<2:0> bits allow selective locking of SRAM blocks (1/64 to full array), preventing accidental overwrites in firmware-critical regions |
| Nonvolatile event detection flag | EVENT bit in STATUS register captures external HS pin transitions - useful for tamper detection or system wake-up signaling |
| AEC-Q100 qualified | Validated for automotive applications including engine control units and ADAS sensor interfaces requiring extended temperature reliability |
Applications
| Automotive Instrument Cluster | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing real-time odometer, trip meter, and warning status across ignition cycles in digital dashboards. IC Role / Device Role / Timing Role: Nonvolatile parameter cache bridging SRAM volatility and EEPROM endurance limits - acts as persistent shadow RAM. Use Value: Enables instant display restoration after cold start without MCU firmware delay; supports >200-year data retention and >1M store cycles for lifetime vehicle use. |
Use Scenario: Retaining I/O mapping, calibration offsets, and alarm thresholds in programmable logic controllers during mains power loss. IC Role / Device Role / Timing Role: Fail-safe memory buffer that auto-saves SRAM contents before brownout - eliminates need for supercapacitor-based hold-up circuits. Use Value: Guarantees deterministic recall within 2 ms at power-up, ensuring PLC resumes operation with last-known valid state without host intervention. |
| Medical Infusion Pump Settings | Smart Energy Meter Parameter Backup |
Use Scenario: Preserving dosage history, alarm logs, and user preferences across battery swaps or AC disconnects in portable infusion devices. IC Role / Device Role / Timing Role: Safety-critical nonvolatile storage element interfaced via isolated I²C - maintains data integrity during power transitions. Use Value: Meets IEC 62304 Class C software requirements by providing verified, bounded store time (8 ms max) and >200-year retention without wear leveling overhead. |
Use Scenario: Backing up tariff schedules, demand-response profiles, and metering constants in ANSI C12.20-compliant smart meters. IC Role / Device Role / Timing Role: Secure, low-power memory companion to metrology SoC - handles configuration persistence independently of main processor. Use Value: Achieves <40 µA standby current and AEC-Q100 extended temp rating, enabling outdoor deployment with guaranteed data integrity over 20+ year field life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nonvolatile SRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| FM24V04-G | 4 Kbit F-RAM (not EERAM); no VCAP required; 10¹⁴ read/write endurance; 2.7–3.6 V; same TSSOP-8 package | No auto-store timing dependency; eliminates capacitor and trip-voltage design constraints; faster random writes | Preferred when deterministic write latency and zero-capacitor BOM are critical; not drop-in due to different I²C command set and lack of HS pin |
| AT24C04D-SSHM-T | 4 Kbit I²C EEPROM only; no SRAM layer; 1.7–5.5 V; 1 MHz I²C; 1 million endurance; TSSOP-8 | No volatile cache - all writes go directly to EEPROM with 5 ms page-write latency; no auto-store or recall functionality | Selected when cost sensitivity outweighs performance needs and application tolerates slower write throughput and no power-loss transparency |
Compared with FM24V04-G and AT24C04D-SSHM-T, the 47L04T-E/ST uniquely balances SRAM-speed access with EEPROM-level nonvolatility through hardware-managed store/recall - making it optimal for systems requiring both low-latency parameter updates and guaranteed power-fail resilience without F-RAM cost premium or EEPROM write bottlenecks.
Availability
47L04T-E/ST is available at Aetrix Electronics and suitable for automotive instrument clusters, industrial PLCs, medical infusion pumps, and smart energy meters requiring stable component supply with AEC-Q100 qualification and extended temperature support.
Supply support for 47L04T-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with broad automotive and industrial certification coverage.
The 47L04T-E/ST belongs to Microchip's EERAM product line - designed specifically to replace battery-backed SRAM and discrete EEPROM+logic combinations in systems needing transparent, low-power, high-reliability nonvolatile data retention.
FAQ
What is the function of the VCAP pin on the 47L04T-E/ST?
The VCAP pin on the 47L04T-E/ST connects to an external 5–6.8 µF capacitor to enable automatic SRAM-to-EEPROM store during power loss. When VCC falls below the trip voltage (2.4–2.6 V), stored charge on VCAP sustains the store operation for up to 8 ms. If VCAP is unconnected, Auto-Store must be disabled (ASE = 0) and the pin tied to VCC to prevent EEPROM corruption - the 47L04T-E/ST will still support manual Store via HS pin or software command.
How does the 47L04T-E/ST handle write protection of its SRAM array?
The 47L04T-E/ST uses three nonvolatile BP<2:0> bits in its STATUS register to configure software write protection across eight granularity levels - from no protection to full-array lock. For the 4 Kbit density, protected ranges span upper 1/64 (0x1F8–0x1FF) to entire array (0x000–0x1FF). Protection is enforced at the hardware level: writes to locked regions generate NoACK and abort the transaction without incrementing the address pointer - the 47L04T-E/ST ensures firmware cannot overwrite critical configuration data.
Can the 47L04T-E/ST operate on a 1 MHz I²C bus reliably?
Yes, the 47L04T-E/ST fully supports 1 MHz I²C operation per its AC specifications: minimum clock high/low times of 500 ns, rise/fall times ≤300 ns, and input filtering spike suppression ≤50 ns. It meets standard-mode (100 kHz), fast-mode (400 kHz), and fast-mode plus (1 MHz) timing requirements. Successful 1 MHz operation requires proper bus capacitance (<400 pF), appropriate pull-up strength, and adherence to setup/hold timing - the 47L04T-E/ST's Schmitt-trigger inputs enhance noise immunity at high speed.
What is the purpose of the HS pin on the 47L04T-E/ST?
The HS (Hardware Store) pin on the 47L04T-E/ST provides a dedicated, asynchronous method to initiate immediate SRAM-to-EEPROM store - independent of VCAP state or VCC level. A high-going pulse ≥150 ns triggers the store operation, which completes in ≤8 ms. This allows deterministic, host-controlled data persistence (e.g., after critical parameter update) without waiting for power failure. The HS pin also sets the EVENT flag in the STATUS register, enabling external event logging - the 47L04T-E/ST treats HS activation as a priority interrupt overriding ongoing I²C transactions.
Is the 47L04T-E/ST qualified for automotive applications?
Yes, the 47L04T-E/ST carries AEC-Q100 qualification for Extended temperature grade (-40°C to +125°C), meeting stress test requirements for automotive use including HTOL, TCT, and ESD (>4 kV HBM). Its 2.7–3.6 V VCC range aligns with 3.3 V automotive domain controllers, and features like Auto-Store, Hardware Store, and nonvolatile event detection support functional safety goals in instrument clusters, body control modules, and ADAS subsystems - the 47L04T-E/ST is documented in Microchip's automotive product portfolio with PPAP-ready manufacturing.
47L04T-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EERAM
- Technology:
- EEPROM, SRAM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- I2C
- Clock Frequency:
- 1 MHz
- Write Cycle Time - Word, Page:
- 1ms
- Access Time:
- 400 ns
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
47L04T-E/ST FAQ
1.How can I place an order for 47L04T-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 47L04T-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 47L04T-E/ST reliable?
The price and inventory of 47L04T-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 47L04T-E/ST is usually 5 days.
3.What payment methods are accepted for 47L04T-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 47L04T-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 47L04T-E/ST?
47L04T-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 47L04T-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 47L04T-E/ST?
For technical support, including 47L04T-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 47L04T-E/ST requirements.
6.How does Aetrix verify that 47L04T-E/ST is sourced from the original manufacturer or authorized distributors?
All 47L04T-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 47L04T-E/ST meets industry standards.
7.What is the process for return or replacement of 47L04T-E/ST?
All 47L04T-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 47L04T-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 47L04T-E/ST part is unused and in its original packaging.
Return procedure for 47L04T-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
47L04T-E/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
