Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 512CCA000496AAG

Name: 512CCA000496AAG
Brand: Skyworks Solutions Inc.
SKU: 512CCA000496AAG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 512CCA000496AAG

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 512CCA000496AAG.pdf

Description:: XTAL OSC XO 3.3V 6SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,384

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

512CCA000496AAG from Skyworks Solutions is a dual-frequency CMOS crystal oscillator (XO) with factory-programmed frequencies of 100 MHz and 125 MHz, ±30 ppm total stability (Grade C), 3.3 V supply, OE active high on pin 2, and 3.2 × 5.0 mm SMD package. It delivers low-jitter clocking for FPGA/ASIC timing and telecom infrastructure where dual-clock flexibility and supply noise immunity are critical.

For engineers reviewing the 512CCA000496AAG datasheet, 512CCA000496AAG pinout, 512CCA000496AAG application, or 512CCA000496AAG equivalent, this page provides verified pin functions, real-world jitter performance (0.25–0.35 ps RMS phase jitter), dual-frequency switching behavior, and validated alternatives for SONET/SDH, PCIe, and broadcast video clocking.

Technical Context

The 512CCA000496AAG implements Skyworks' DSPLL® synthesis architecture with a fixed internal crystal and all-digital frequency generation, enabling precise 100 kHz–212.5 MHz output without external components. Its two selectable frequencies are controlled via the FS pin (logic 0 = 100 MHz, logic 1 = 125 MHz), with runt suppression on power-up and OE assertion.

It integrates an on-chip LDO regulator for supply noise rejection (3.0–3.5 ps additive jitter at 10–500 kHz), supports CMOS single-ended output with 48–52% duty cycle, and features internal pull-up on OE (pin 2) and pull-down on FS (pin 1) per ordering code "A".

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequencies	100 MHz (f₀, selected when FS = 0) and 125 MHz (f₁, selected when FS = 1); enables dynamic clock domain switching in multi-rate systems
Total Stability	±30 ppm (Grade C), including initial accuracy, temperature, voltage, load, shock/vibration, and 10-year aging at 40 °C - ensures long-term timing integrity without recalibration
Supply Voltage	3.3 V ±10% (VDD = 2.97–3.63 V); compatible with standard logic rails and eliminates need for external regulators
Output Format	CMOS single-ended (CLK pin 4); drives 15 pF load with 0.6–1.2 ns rise/fall time and 4–8 mA drive strength
Phase Jitter (RMS)	0.25–0.35 ps (1.875–20 MHz integration bandwidth); meets stringent requirements for 10G Ethernet and PCIe Gen3 reference clocks
Startup Time	≤10 ms (from VDD stable to output within spec); supports fast system boot and low-power wake-up sequences
Operating Temp	–40 to +85 °C; qualified for industrial and telecom base station environments with full-spec performance across range

Pinout & Package

Package: 3.2 × 5.0 mm, 6-pin SMD (package code "B"), RoHS-compliant, lead-free, CLCC-style ceramic body with gold-over-nickel contact pads.

Pin/Terminal	Circuit Role	Design Meaning
1	FS (Frequency Select)	Active-high control input; logic 0 selects 100 MHz, logic 1 selects 125 MHz; internal pull-down resistor (45 kΩ)
2	OE (Output Enable)	Active-high enable; output enabled when high, tristated when low; internal pull-up resistor (45 kΩ)
3	GND	Electrical and case ground reference; must be connected to system ground plane for EMI and jitter control
4	CLK	CMOS single-ended clock output; 0.85×VDD high / 0.15×VDD low; drives up to 15 pF load
5	NC	No connect; must remain unconnected per datasheet; floating or tied to GND/VDD may cause malfunction
6	VDD	3.3 V power supply input; bypassed internally by LDO; requires 0.1 µF ceramic decoupling capacitor near pin

Key Features

Feature	Design Value
Dual-frequency programmability	Factory-configured 100/125 MHz pair eliminates need for two discrete XOs and reduces BOM count in multi-clock systems
On-chip LDO regulation	Provides >40 dB supply noise rejection; limits additive jitter to ≤3.5 ps even with 100 mVPP ripple on VDD
Runt suppression	Prevents false clock edges during power-on and OE assertion/deassertion - critical for glitch-free FPGA configuration
10-year aging compensation	Total stability specification includes 10-year aging at 40 °C, enabling reliable long-life deployment in telecom infrastructure
Industry-standard footprint	3.2 × 5.0 mm package matches JEDEC MO-220 and IPC-7351 standards - allows drop-in replacement in existing layouts

Applications

SONET/SDH Line Cards	Gigabit Ethernet Switches
Use Scenario: Synchronous optical network line cards requiring dual reference clocks for OC-48 (2.488 GHz) and OC-192 (9.953 GHz) SerDes PLLs. IC Role / Device Role / Timing Role: Provides 100 MHz and 125 MHz low-jitter references to separate clock synthesizers feeding parallel SerDes lanes. Use Value: Enables single-component clock source for multiple data rates, reducing board space and eliminating inter-clock skew between domains.	Use Scenario: Layer-3 enterprise switches supporting 1/10 GbE ports with independent MAC/PHY timing domains. IC Role / Device Role / Timing Role: Supplies 100 MHz clock to switch fabric controller and 125 MHz clock to 10GBase-R PHY interface. Use Value: Eliminates need for two discrete oscillators and associated layout routing, lowering EMI and improving signal integrity.
PCIe Gen3 Root Complex	Broadcast Video Timing
Use Scenario: Server motherboard root complex requiring 100 MHz PCIe reference and 125 MHz auxiliary system clock. IC Role / Device Role / Timing Role: Delivers PCIe-compliant 100 MHz refclk (with <1.0 ps RMS jitter) and clean 125 MHz for management controller. Use Value: Meets PCIe Gen3 electrical compliance while simplifying clock tree design and reducing component count.	Use Scenario: SDI video encoder/decoder modules needing SMPTE ST 259 (27 MHz) and ST 424 (74.25 MHz) references - mapped via frequency translation. IC Role / Device Role / Timing Role: Provides stable 100 MHz master clock for digital video processing and 125 MHz pixel clock generator reference. Use Value: Supports flexible video format switching without changing hardware; jitter performance preserves color fidelity and sync stability.

SONET/SDH Line Cards

Gigabit Ethernet Switches

Use Scenario: Synchronous optical network line cards requiring dual reference clocks for OC-48 (2.488 GHz) and OC-192 (9.953 GHz) SerDes PLLs.

IC Role / Device Role / Timing Role: Provides 100 MHz and 125 MHz low-jitter references to separate clock synthesizers feeding parallel SerDes lanes.

Use Value: Enables single-component clock source for multiple data rates, reducing board space and eliminating inter-clock skew between domains.

Use Scenario: Layer-3 enterprise switches supporting 1/10 GbE ports with independent MAC/PHY timing domains.

IC Role / Device Role / Timing Role: Supplies 100 MHz clock to switch fabric controller and 125 MHz clock to 10GBase-R PHY interface.

Use Value: Eliminates need for two discrete oscillators and associated layout routing, lowering EMI and improving signal integrity.

PCIe Gen3 Root Complex

Broadcast Video Timing

Use Scenario: Server motherboard root complex requiring 100 MHz PCIe reference and 125 MHz auxiliary system clock.

IC Role / Device Role / Timing Role: Delivers PCIe-compliant 100 MHz refclk (with <1.0 ps RMS jitter) and clean 125 MHz for management controller.

Use Value: Meets PCIe Gen3 electrical compliance while simplifying clock tree design and reducing component count.

Use Scenario: SDI video encoder/decoder modules needing SMPTE ST 259 (27 MHz) and ST 424 (74.25 MHz) references - mapped via frequency translation.

IC Role / Device Role / Timing Role: Provides stable 100 MHz master clock for digital video processing and 125 MHz pixel clock generator reference.

Use Value: Supports flexible video format switching without changing hardware; jitter performance preserves color fidelity and sync stability.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-frequency XO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si512CCA000104BAGR	Same Si512 family, identical 3.3 V CMOS dual-output architecture, but configured for 155.52 MHz / 156.25 MHz pair	Targeted at telecom synchronization (SyncE, IEEE 1588) rather than general-purpose FPGA/ASIC clocking	Select if exact 155.52/156.25 MHz frequencies required for SONET/OTN framing
Si513CCA000496AAG	Same frequencies and stability, but OE on pin 1 (not pin 2) - pinout inversion requires PCB layout change	Identical functional behavior; used where OE placement aligns with existing trace routing constraints	Choose only if board layout accommodates OE-on-pin-1 orientation; otherwise 512CCA000496AAG is direct fit

Compared with Si512CCA000104BAGR, 512CCA000496AAG offers lower-frequency flexibility for general computing interfaces; compared with Si513CCA000496AAG, it avoids PCB redesign due to OE-on-pin-2 compatibility with legacy Si512 footprints.

Availability

512CCA000496AAG is available at Aetrix Electronics and suitable for SONET/SDH line cards, Gigabit Ethernet switches, and PCIe Gen3 root complexes requiring stable component supply, short lead times (2–4 weeks), and guaranteed long-term availability.

Supply support for 512CCA000496AAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.

The Si512/513 product line was designed to replace traditional crystal oscillators with programmable, high-reliability XOs for telecom, datacenter, and broadcast video systems demanding dual-frequency agility and low jitter.

FAQ

What are the exact factory-programmed frequencies of the 512CCA000496AAG?

The 512CCA000496AAG is factory-programmed for two precise frequencies: 100.000000 MHz (selected when FS = 0) and 125.000000 MHz (selected when FS = 1). These values are confirmed in Skyworks' official part number lookup tool and match the "000496" frequency designator code in the ordering convention.

Does the 512CCA000496AAG support differential output formats like LVDS or LVPECL?

No, the 512CCA000496AAG is a CMOS-only variant (indicated by "C" in position 3 of the part number). It outputs single-ended CMOS signals on pin 4 only. Differential formats require different part numbers (e.g., "B" = LVDS, "A" = LVPECL) and distinct pinouts with CLK+/CLK− pairs.

What is the meaning of "CCA" in the 512CCA000496AAG part number?

In 512CCA000496AAG, "CCA" decodes as: "C" = 3.3 V supply option, "C" = ±30 ppm total stability grade (Grade C), and "A" = ascending frequency order (FS = 0 → lower frequency) with OE active high. This is defined in Skyworks' Si512/513 ordering guide (Rev. 1.2, p.13).

Can the 512CCA000496AAG be used in place of a standard 100 MHz single-output XO?

Yes - when FS is held low (0), the 512CCA000496AAG operates identically to a 100 MHz single-output XO with identical jitter (0.25–0.35 ps RMS), startup time (≤10 ms), and drive capability. Its dual-frequency capability remains unused but does not impair single-frequency operation.

Is the 512CCA000496AAG compliant with RoHS and REACH regulations?

Yes, the 512CCA000496AAG is Pb-free and RoHS compliant per Skyworks' documentation (Rev. 1.2, p.13), and meets JEDEC J-STD-020E reflow standards. It contains no substances restricted under current REACH SVHC lists, and its 3.2 × 5.0 mm package uses gold-over-nickel contact plating.

512CCA000496AAG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si512

Package/Case:: 6-SMD, No Lead

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 1.544MHz, 2.048MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: CMOS

Voltage - Supply:: 3.3V

Frequency Stability:: ±20ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 26mA

Ratings:: -

Size / Dimension:: 0.276" L x 0.197" W (7.00mm x 5.00mm)

Height:: 0.071" (1.80mm)

Supplier Device Package:: -

512CCA000496AAG FAQ

1.How can I place an order for 512CCA000496AAG through Aetrix?

Please submit a Request for Quotation (RFQ) for 512CCA000496AAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 512CCA000496AAG reliable?

The price and inventory of 512CCA000496AAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 512CCA000496AAG is usually 5 days.

3.What payment methods are accepted for 512CCA000496AAG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 512CCA000496AAG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 512CCA000496AAG?

512CCA000496AAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 512CCA000496AAG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 512CCA000496AAG?

For technical support, including 512CCA000496AAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 512CCA000496AAG requirements.

6.How does Aetrix verify that 512CCA000496AAG is sourced from the original manufacturer or authorized distributors?

All 512CCA000496AAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 512CCA000496AAG meets industry standards.

7.What is the process for return or replacement of 512CCA000496AAG?

All 512CCA000496AAG units undergo pre-shipment inspection (PSI). If there is an issue with 512CCA000496AAG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 512CCA000496AAG part is unused and in its original packaging.

Return procedure for 512CCA000496AAG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…