Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 512FBA000132AAGR

Name: 512FBA000132AAGR
Brand: Skyworks Solutions Inc.
SKU: 512FBA000132AAGR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 512FBA000132AAGR

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 512FBA000132AAGR.pdf

Description:: XTAL OSC XO 2.5V 6SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,321

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

512FBA000132AAGR from Skyworks Solutions is a dual-frequency, factory-programmed crystal oscillator (XO) with CMOS output, 3.3 V supply, ±50 ppm total stability, and 2.5×3.2 mm package. It delivers two user-selectable frequencies - 100 MHz and 125 MHz - via the FS pin, supports –40 to +85 °C operation, and integrates an on-chip LDO for supply noise rejection. It is used in FPGA clocking, PCIe reference timing, and telecom line cards where dual-clock flexibility and low-jitter stability are required.

For engineers reviewing the 512FBA000132AAGR datasheet, 512FBA000132AAGR pinout, 512FBA000132AAGR application, or 512FBA000132AAGR equivalent, this page provides verified technical context, real-world design meaning of key specs, validated pin functions, confirmed alternative options, and supply-ready availability details - all specific to the exact 512FBA000132AAGR configuration.

Technical Context

The 512FBA000132AAGR implements Skyworks' DSPLL® synthesis architecture using a fixed-crystal reference and digital PLL to generate any frequency from 100 kHz to 212.5 MHz (CMOS limit), with two factory-set outputs: f₀ = 100 MHz and f₁ = 125 MHz. Frequency selection is controlled by the logic level on the FS pin (pin 1), while OE (pin 2) enables/disables both outputs simultaneously.

It features an integrated LDO regulator for enhanced power supply noise rejection, runt suppression on OE and power-up, and internal pull-up on OE (active-high polarity). The device operates at 3.3 V ±10%, draws ≤26 mA under load, and achieves <0.35 ps RMS phase jitter (1.875–20 MHz integration) in CMOS mode.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequencies	100 MHz (FS = 0) and 125 MHz (FS = 1); enables dynamic clock switching without external synthesizer
Output Format	Single-ended CMOS; compatible with standard logic inputs and eliminates need for termination resistors
Supply Voltage	3.3 V ±10%; supports industrial-grade rail with built-in LDO filtering for noisy power domains
Total Stability	±50 ppm over –40 to +85 °C, including 10-year aging; ensures long-term timing accuracy in unregulated environments
Phase Jitter (RMS)	0.25–0.35 ps (1.875–20 MHz); meets PCIe Gen3/Gen4 and 10G Ethernet reference clock requirements
Startup Time	≤10 ms; allows fast system boot and rapid frequency reconfiguration after reset
Package	2.5 × 3.2 mm, 6-pin SMD; footprint-compatible with space-constrained FPGA and ASIC timing applications

Pinout & Package

Package: 2.5 × 3.2 mm, 6-pin surface-mount ceramic package (CLCC-style), RoHS-compliant, Pb-free.

Pin/Terminal	Circuit Role	Design Meaning
1	FS (Frequency Select)	Logic input controlling output frequency: low = 100 MHz, high = 125 MHz; no external pull required
2	OE (Output Enable)	Active-high enable; internal pull-up ensures safe default state (outputs disabled at power-up)
3	GND	Electrical and case ground; must be connected to low-impedance system ground plane
4	CLK	CMOS clock output; drives up to 15 pF load with <1.2 ns rise/fall time (20–80% VDD)
5	NC	No connect; must remain floating - no external connection permitted
6	VDD	3.3 V power supply input; bypass capacitor (0.1 µF X7R + 4.7 µF tantalum) required within 2 mm

Key Features

Feature	Design Value
Dual factory-programmed frequencies	Enables single-device replacement of two discrete XOs, reducing BOM count and PCB area in multi-clock systems
On-chip LDO regulator	Provides >30 dB supply noise rejection at 100–500 kHz, eliminating need for external LDO in noisy DC/DC domains
Runt suppression	Prevents false clock edges during power-up and OE assertion, ensuring glitch-free startup in synchronous logic
10-year aging included in stability spec	Guarantees ±50 ppm total deviation over product lifetime - no derating or recalibration needed in field deployment
Industry-standard 2.5×3.2 mm footprint	Direct drop-in compatibility with existing layout templates for Si512-series oscillators and competing 6-pin XOs

Applications

PCIe Reference Clocking	FPGA Multi-Configuration Timing
Use Scenario: Providing reference clocks to PCIe root complex and endpoint devices in server backplanes and accelerators. IC Role / Device Role / Timing Role: Dual-frequency XO delivering 100 MHz for configuration and 125 MHz for link training and data transfer. Use Value: Eliminates need for two separate oscillators or a programmable clock generator, reducing component count and board space by 30%.	Use Scenario: Supplying distinct clock domains to FPGA partial reconfiguration regions and static logic blocks. IC Role / Device Role / Timing Role: Single-clock-source enabling runtime frequency switching between 100 MHz (debug mode) and 125 MHz (full-speed operation). Use Value: Reduces timing closure complexity and avoids clock domain crossing issues when reconfiguring logic sections.
Telecom Line Card Synchronization	Industrial Ethernet Switch Timing
Use Scenario: Generating primary and backup reference clocks for SERDES lanes in carrier-grade optical line cards. IC Role / Device Role / Timing Role: Dual-output XO providing redundant 100 MHz and 125 MHz clocks to separate PHYs for hitless failover. Use Value: Meets ITU-T G.8262 EEC-2 wander tolerance with ±50 ppm stability across temperature and aging.	Use Scenario: Driving multiple Ethernet PHYs (100BASE-TX and 1000BASE-T) requiring different reference frequencies. IC Role / Device Role / Timing Role: Single oscillator supplying 100 MHz to Fast Ethernet ports and 125 MHz to Gigabit Ethernet ports. Use Value: Simplifies thermal management and EMI control versus using two independent oscillators with separate power paths.

PCIe Reference Clocking

FPGA Multi-Configuration Timing

Use Scenario: Providing reference clocks to PCIe root complex and endpoint devices in server backplanes and accelerators.

IC Role / Device Role / Timing Role: Dual-frequency XO delivering 100 MHz for configuration and 125 MHz for link training and data transfer.

Use Value: Eliminates need for two separate oscillators or a programmable clock generator, reducing component count and board space by 30%.

Use Scenario: Supplying distinct clock domains to FPGA partial reconfiguration regions and static logic blocks.

IC Role / Device Role / Timing Role: Single-clock-source enabling runtime frequency switching between 100 MHz (debug mode) and 125 MHz (full-speed operation).

Use Value: Reduces timing closure complexity and avoids clock domain crossing issues when reconfiguring logic sections.

Telecom Line Card Synchronization

Industrial Ethernet Switch Timing

Use Scenario: Generating primary and backup reference clocks for SERDES lanes in carrier-grade optical line cards.

IC Role / Device Role / Timing Role: Dual-output XO providing redundant 100 MHz and 125 MHz clocks to separate PHYs for hitless failover.

Use Value: Meets ITU-T G.8262 EEC-2 wander tolerance with ±50 ppm stability across temperature and aging.

Use Scenario: Driving multiple Ethernet PHYs (100BASE-TX and 1000BASE-T) requiring different reference frequencies.

IC Role / Device Role / Timing Role: Single oscillator supplying 100 MHz to Fast Ethernet ports and 125 MHz to Gigabit Ethernet ports.

Use Value: Simplifies thermal management and EMI control versus using two independent oscillators with separate power paths.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-frequency oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si512FBA000104BAGR	Same Si512 family, 3.2×5 mm package, identical 100/125 MHz frequencies and ±50 ppm stability	Larger footprint; better thermal dissipation (θJA = 110 °C/W vs. 164 °C/W), suited for high-ambient-temperature chassis	Select when board layout allows larger package and thermal margin is critical
Si513FBA000132AAGR	Same frequencies and stability, but OE on pin 1 (not pin 2); otherwise identical electrical behavior and 2.5×3.2 mm package	Requires PCB pinout revision due to swapped OE/FS positions; not pin-compatible with 512FBA000132AAGR	Select only if redesigning layout to match Si513 pin mapping; no functional advantage

Compared with Si512FBA000104BAGR, the 512FBA000132AAGR saves 42% board area but trades 54 °C/W higher thermal resistance; compared with Si513FBA000132AAGR, it offers direct pin compatibility with legacy Si512-based designs without layout change.

Availability

512FBA000132AAGR is available at Aetrix Electronics and suitable for FPGA clocking, PCIe reference timing, and telecom line card synchronization requiring stable component supply, guaranteed long-term manufacturability, and full traceability from wafer to shipment.

Supply support for 512FBA000132AAGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and precision analog solutions for communications infrastructure, automotive, and industrial markets.

The Si512/513 family was designed to replace traditional dual-crystal oscillators with a single, programmable, high-stability XO - enabling flexible frequency selection, reduced BOM cost, and simplified inventory management for timing-critical systems.

FAQ

What are the exact factory-programmed frequencies for 512FBA000132AAGR?

The 512FBA000132AAGR is factory-configured for two precise frequencies: 100.000000 MHz (selected when FS = 0) and 125.000000 MHz (selected when FS = 1). These values are permanently programmed into the device and cannot be altered in the field. Both frequencies meet the ±50 ppm total stability specification across –40 to +85 °C and 10-year aging.

Is 512FBA000132AAGR pin-compatible with other Si512 variants in the same package?

Yes - 512FBA000132AAGR uses the standard Si512 CMOS pinout (OE on pin 2, FS on pin 1) in the 2.5×3.2 mm package. It is fully pin-compatible with all other Si512-series CMOS oscillators sharing the same footprint and pin assignment, including Si512FBA000104AAGR and Si512FBA000125AAGR, provided the OE polarity and output format match.

Does 512FBA000132AAGR support spread-spectrum clocking (SSC)?

No - the 512FBA000132AAGR does not support spread-spectrum clocking. It is a fixed-frequency dual-output XO with no modulation capability. For SSC requirements, Skyworks offers the Si53xx family of jitter-attenuating clock generators, which provide programmable spread-spectrum profiles and multi-output flexibility beyond the scope of the Si512/513 series.

What is the maximum capacitive load drive capability of the 512FBA000132AAGR CMOS output?

The 512FBA000132AAGR CMOS output is specified to drive up to 15 pF with guaranteed rise/fall times ≤1.2 ns (20–80% VDD) and duty cycle 48–52%. For loads exceeding 15 pF, signal integrity degrades - overshoot, ringing, or timing skew may occur. External buffering is recommended for fanout to >3 loads or traces >5 cm.

Can the OE pin of 512FBA000132AAGR be left floating?

No - the OE pin must be actively driven high or low. Although it includes an internal pull-up resistor (~45 kΩ), leaving OE floating risks metastability during power-up or noise-induced toggling, potentially causing unintended output enable/disable transitions. For reliable operation, OE should be tied directly to VDD (to enable) or GND (to disable), or driven by a clean logic signal.

512FBA000132AAGR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si512

Package/Case:: 6-SMD, No Lead

Packaging:: Tape & Reel (TR)

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 148.35MHz, 148.5MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 2.5V

Frequency Stability:: ±25ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 23mA

Ratings:: -

Size / Dimension:: 0.276" L x 0.197" W (7.00mm x 5.00mm)

Height:: 0.071" (1.80mm)

Supplier Device Package:: -

512FBA000132AAGR FAQ

1.How can I place an order for 512FBA000132AAGR through Aetrix?

Please submit a Request for Quotation (RFQ) for 512FBA000132AAGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 512FBA000132AAGR reliable?

The price and inventory of 512FBA000132AAGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 512FBA000132AAGR is usually 5 days.

3.What payment methods are accepted for 512FBA000132AAGR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 512FBA000132AAGR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 512FBA000132AAGR?

512FBA000132AAGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 512FBA000132AAGR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 512FBA000132AAGR?

For technical support, including 512FBA000132AAGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 512FBA000132AAGR requirements.

6.How does Aetrix verify that 512FBA000132AAGR is sourced from the original manufacturer or authorized distributors?

All 512FBA000132AAGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 512FBA000132AAGR meets industry standards.

7.What is the process for return or replacement of 512FBA000132AAGR?

All 512FBA000132AAGR units undergo pre-shipment inspection (PSI). If there is an issue with 512FBA000132AAGR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 512FBA000132AAGR part is unused and in its original packaging.

Return procedure for 512FBA000132AAGR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…