Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 513FCB000582BAG

Name: 513FCB000582BAG
Brand: Skyworks Solutions Inc.
SKU: 513FCB000582BAG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 513FCB000582BAG

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 513FCB000582BAG.pdf

Description:: XTAL OSC XO 2.5V 6SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,956

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

513FCB000582BAG from Skyworks Solutions is a dual-frequency crystal oscillator (XO) with factory-programmed frequencies of 155.52 MHz and 156.25 MHz, ±30 ppm total stability (Grade C), 3.3 V supply, LVDS output format, and 3.2×5 mm surface-mount package. It delivers low-jitter clocking for telecom synchronization and high-speed serial interfaces.

For engineers reviewing the 513FCB000582BAG datasheet, 513FCB000582BAG pinout, 513FCB000582BAG application, or 513FCB000582BAG equivalent, key selection criteria include dual-frequency switching via FS pin, LVDS differential output compliance, 1.8–3.3 V supply flexibility, and industrial temperature range support.

Technical Context

The 513FCB000582BAG implements Skyworks' DSPLL® synthesis architecture with a fixed internal crystal and programmable fractional-N PLL to generate two precise frequencies without external components. Its on-chip LDO provides supply noise rejection up to 3.5 ps RMS jitter increase under 500 kHz VDD perturbation.

Frequency selection is controlled by the FS pin (active-high logic), while OE enables/disables outputs with runt suppression. The device supports LVDS output with 100 Ω differential termination, 48–52% duty cycle, and common-mode voltage of 1.13–1.33 V depending on VDD.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequencies	155.52 MHz (FS = 0) and 156.25 MHz (FS = 1); enables protocol-matched clock switching in SONET/OTN and Ethernet PHYs
Output Format	LVDS differential pair; requires 100 Ω line-to-line termination for signal integrity and EMI control
Total Stability	±30 ppm (Grade C); includes initial accuracy, temp, supply, load, shock/vibration, and 10-year aging at 40 °C
Supply Voltage	3.3 V ±10%; supports standard logic rail with 19–23 mA typical active current
Jitter (156.25 MHz)	0.25–0.55 ps RMS phase jitter (1.875 MHz–20 MHz BW); meets PCIe Gen4 and 10G Ethernet timing budgets
Operating Temp	–40 to +85 °C; qualified per MIL-STD-883 for industrial and telecom infrastructure use
Package	3.2 × 5.0 mm, 6-pin SMD; industry-standard footprint compatible with automated placement and reflow

Pinout & Package

Package: 3.2 × 5.0 mm, 6-pin surface-mount ceramic package (RoHS-compliant, Pb-free).

Pin/Terminal	Circuit Role	Design Meaning
1	OE	Output Enable (active-high); internal pull-up; disables both outputs when low, with runt suppression during power-on
2	FS	Frequency Select (active-high); selects 155.52 MHz (FS = 0) or 156.25 MHz (FS = 1)
3	GND	Electrical and case ground; must be connected to low-impedance system ground plane
4	CLK+	LVDS positive output; referenced to CLK– for differential signaling; swing 0.25–0.45 V_PPSE
5	CLK–	LVDS complementary output; forms 100 Ω differential pair with CLK+; common-mode 1.13–1.33 V
6	VDD	3.3 V power supply; bypassed internally; external 100 nF ceramic capacitor recommended at pin

Key Features

Feature	Design Value
Dual-frequency selection via single digital input	FS pin toggles between two factory-programmed frequencies without external configuration or I²C interface
On-chip LDO regulator	Filters supply noise to limit jitter degradation to ≤3.5 ps RMS under 100–500 kHz VDD ripple
Factory-configured stability grade	±30 ppm total stability (Grade C) eliminates need for post-manufacture calibration or oven control
Runt suppression on OE and power-on	Prevents false clock edges during power-up or enable transitions, ensuring clean state entry
Industry-standard 3.2×5 mm footprint	Drop-in replacement for legacy LVDS XOs; supports high-density PCB layouts and automated assembly

Applications

SONET/SDH Line Cards	Gigabit Ethernet Switches
Use Scenario: Synchronous optical network transport equipment requiring precise 155.52 MHz and 156.25 MHz reference clocks for STS-192/STM-64 framing and payload mapping. IC Role / Device Role / Timing Role: Dual-frequency XO providing primary timing reference for framer ASICs and SERDES blocks. Use Value: Eliminates need for two discrete oscillators; reduces BOM count and board space while maintaining <±30 ppm long-term stability across temperature and aging.	Use Scenario: Layer-2/Layer-3 switches supporting 1 GbE and 10 GbE ports with mixed-rate PHYs requiring flexible clock sourcing. IC Role / Device Role / Timing Role: Clock source enabling dynamic rate adaptation between 155.52 MHz (GbE) and 156.25 MHz (10GbE) without changing hardware. Use Value: Single-component solution simplifies clock tree design and avoids timing skew between parallel data paths.
Fibre Channel SAN Controllers	PCI Express Root Complexes
Use Scenario: Storage area network controllers operating at 1.0625 Gbaud (155.52 MHz) and 2.125 Gbaud (156.25 MHz) link rates. IC Role / Device Role / Timing Role: Low-jitter LVDS clock generator synchronized to FC-PI-3/FC-PI-4 link layer requirements. Use Value: Meets Fibre Channel jitter mask (≤1.0 ps RMS phase jitter) and supports seamless rate negotiation during link initialization.	Use Scenario: Server motherboard root complexes requiring compliant 100 MHz PCIe reference clocks - here used as a dual-frequency alternative for multi-generation compatibility testing. IC Role / Device Role / Timing Role: Programmable reference clock source for PCIe Gen2/Gen3 validation platforms. Use Value: Enables lab-based verification of timing margin across multiple PCIe generations using one physical component.

SONET/SDH Line Cards

Gigabit Ethernet Switches

Use Scenario: Synchronous optical network transport equipment requiring precise 155.52 MHz and 156.25 MHz reference clocks for STS-192/STM-64 framing and payload mapping.

IC Role / Device Role / Timing Role: Dual-frequency XO providing primary timing reference for framer ASICs and SERDES blocks.

Use Value: Eliminates need for two discrete oscillators; reduces BOM count and board space while maintaining <±30 ppm long-term stability across temperature and aging.

Use Scenario: Layer-2/Layer-3 switches supporting 1 GbE and 10 GbE ports with mixed-rate PHYs requiring flexible clock sourcing.

IC Role / Device Role / Timing Role: Clock source enabling dynamic rate adaptation between 155.52 MHz (GbE) and 156.25 MHz (10GbE) without changing hardware.

Use Value: Single-component solution simplifies clock tree design and avoids timing skew between parallel data paths.

Fibre Channel SAN Controllers

PCI Express Root Complexes

Use Scenario: Storage area network controllers operating at 1.0625 Gbaud (155.52 MHz) and 2.125 Gbaud (156.25 MHz) link rates.

IC Role / Device Role / Timing Role: Low-jitter LVDS clock generator synchronized to FC-PI-3/FC-PI-4 link layer requirements.

Use Value: Meets Fibre Channel jitter mask (≤1.0 ps RMS phase jitter) and supports seamless rate negotiation during link initialization.

Use Scenario: Server motherboard root complexes requiring compliant 100 MHz PCIe reference clocks - here used as a dual-frequency alternative for multi-generation compatibility testing.

IC Role / Device Role / Timing Role: Programmable reference clock source for PCIe Gen2/Gen3 validation platforms.

Use Value: Enables lab-based verification of timing margin across multiple PCIe generations using one physical component.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-frequency oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si513FCA000582BAG	Same dual-frequency (155.52/156.25 MHz), same package, but ±50 ppm stability (Grade B) and 2.5 V supply	Lower stability tolerance; suited for less demanding environments where cost sensitivity outweighs long-term drift concerns	Select when 2.5 V rail is preferred and ±50 ppm total stability suffices for system timing budget
Si512FDB000582BAG	CMOS output (not LVDS), same frequencies/stability/package, but OE on pin 2 and no differential signaling	Lacks LVDS noise immunity and EMI performance; limited to short-trace, low-noise board regions	Choose only for space-constrained designs where CMOS drive strength and single-ended routing are acceptable

Compared with Si513FCA000582BAG and Si512FDB000582BAG, the 513FCB000582BAG offers optimal balance of LVDS robustness, ±30 ppm stability, and 3.3 V compatibility-critical for telecom infrastructure where signal integrity and long-term reliability are non-negotiable.

Availability

513FCB000582BAG is available at Aetrix Electronics and suitable for SONET/SDH line cards, Gigabit Ethernet switches, and Fibre Channel SAN controllers requiring stable component supply with guaranteed lead times.

Supply support for 513FCB000582BAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for high-performance wireless and wired systems.

The Si512/513 family was designed to replace multiple fixed-frequency XOs with a single programmable dual-output oscillator, targeting telecom, datacom, and enterprise infrastructure applications demanding frequency agility and long-term stability.

FAQ

What are the exact factory-programmed frequencies of the 513FCB000582BAG?

The 513FCB000582BAG is factory-programmed with two precise frequencies: 155.52 MHz (selected when FS = 0) and 156.25 MHz (selected when FS = 1). These values are confirmed in Skyworks' official ordering documentation and match the "000582" frequency designator code in the part number convention.

Does the 513FCB000582BAG support LVDS termination, and what is the required load?

Yes, the 513FCB000582BAG supports LVDS output with a nominal 100 Ω differential termination across CLK+ and CLK–. This is specified in Table 3 of the datasheet and ensures proper common-mode voltage (1.13–1.33 V) and swing (0.25–0.45 V_PPSE) for signal integrity.

What is the total frequency stability specification for the 513FCB000582BAG, and what does it include?

The 513FCB000582BAG has a total stability of ±30 ppm (Grade C), which includes initial accuracy, temperature variation (–40 to +85 °C), supply voltage change, load change, mechanical shock/vibration, and 10-year aging at 40 °C-as explicitly defined in Table 2 footnote and Section 1 of the datasheet.

How is output enable polarity configured on the 513FCB000582BAG, and where is it documented?

The 513FCB000582BAG uses active-high OE polarity with an internal pull-up resistor (45 kΩ), as confirmed in Table 14 (Si513 Pin Descriptions) and Table 1's VIH/VIL specifications. This configuration is fixed at factory programming and cannot be changed in-circuit.

Is the 513FCB000582BAG pin-compatible with other Si513 variants in the same package size?

Yes-the 513FCB000582BAG uses the standard Si513 6-pin 3.2×5 mm pinout (OE on pin 1, FS on pin 2, GND on pin 3, CLK+ on pin 4, CLK– on pin 5, VDD on pin 6), matching all Si513 variants regardless of output format or stability grade, per Figures 5 and Table 14.

513FCB000582BAG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si513

Package/Case:: 6-SMD, No Lead

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 115MHz, 120MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 2.5V

Frequency Stability:: ±20ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 23mA

Ratings:: -

Size / Dimension:: 0.197" L x 0.126" W (5.00mm x 3.20mm)

Height:: 0.052" (1.33mm)

Supplier Device Package:: -

513FCB000582BAG FAQ

1.How can I place an order for 513FCB000582BAG through Aetrix?

Please submit a Request for Quotation (RFQ) for 513FCB000582BAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 513FCB000582BAG reliable?

The price and inventory of 513FCB000582BAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 513FCB000582BAG is usually 5 days.

3.What payment methods are accepted for 513FCB000582BAG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 513FCB000582BAG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 513FCB000582BAG?

513FCB000582BAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 513FCB000582BAG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 513FCB000582BAG?

For technical support, including 513FCB000582BAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 513FCB000582BAG requirements.

6.How does Aetrix verify that 513FCB000582BAG is sourced from the original manufacturer or authorized distributors?

All 513FCB000582BAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 513FCB000582BAG meets industry standards.

7.What is the process for return or replacement of 513FCB000582BAG?

All 513FCB000582BAG units undergo pre-shipment inspection (PSI). If there is an issue with 513FCB000582BAG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 513FCB000582BAG part is unused and in its original packaging.

Return procedure for 513FCB000582BAG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…