Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Oscillators

Skyworks Solutions Inc. 515CAA49M1520BAGR

Name: 515CAA49M1520BAGR
Brand: Skyworks Solutions Inc.
SKU: 515CAA49M1520BAGR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 515CAA49M1520BAGR

Manufacturer:: Skyworks Solutions Inc.

Category:: Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 515CAA49M1520BAGR.pdf

Description:: DIFFERENTIAL/SINGLE-ENDED SINGLE

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:9,174

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

515CAA49M1520BAGR from Skyworks Solutions is a voltage-controlled crystal oscillator (VCXO) with factory-programmed 49.152 MHz output, ±20 ppm temperature stability, ±120 ppm/V tuning slope, 3.3 V supply, and LVPECL output in a 3.2 × 5.0 mm 6-pin package. It delivers low jitter (0.9 ps RMS phase jitter, 12 kHz–20 MHz), high power supply noise rejection, and 1% control voltage linearity for telecom clock synthesis.

For engineers reviewing the 515CAA49M1520BAGR datasheet, 515CAA49M1520BAGR pinout, 515CAA49M1520BAGR application, or 515CAA49M1520BAGR equivalent, this device supports SONET/SDH/OTN timing, low-jitter PLLs, and FPGA/ASIC clock generation where precise frequency control and robust supply noise immunity are required.

Technical Context

The 515CAA49M1520BAGR implements an all-digital PLL architecture with a fixed AT-cut fundamental-mode crystal and proprietary frequency synthesis, enabling any output from 100 kHz to 250 MHz without crystal replacement. Its control voltage input (Vc) accepts 0.1×VDD to 0.9×VDD with ±10% Kv variation and 10 kHz modulation bandwidth.

It features integrated OE (output enable) with internal pull-up for active-high polarity, 6-pin LVPECL/LVDS/HCSL/Dual CMOS pinout, and operates across –40 °C to +85 °C. Startup time is ≤10 ms, disable time ≤5 µs (≥10 MHz), and it supports 3.3 V ±10% supply with 42 mA typical supply current under LVPECL load.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequency	49.152 MHz - precisely matches T1/E1, SONET OC-3, and telecom reference clock requirements.
Output Format	LVPECL - provides differential signaling with 0.55–0.90 VPPSE swing and sub-565 ps rise/fall time for high-speed interconnects.
Supply Voltage	3.3 V ±10% - compatible with standard logic rails; supports 42 mA typical current draw under LVPECL load.
Tuning Slope (Kv)	±120 ppm/V - enables predictable frequency adjustment over 0.33 V control range (0.33–2.97 V at 3.3 V supply).
Phase Jitter (RMS)	0.9 ps (12 kHz–20 MHz) - meets stringent jitter budgets for 10G Ethernet and OTN framer interfaces.
Temperature Stability	±20 ppm (–40 °C to +85 °C) - ensures frequency accuracy across industrial operating environments.
Aging (10-year)	±8.5 ppm - guarantees long-term timing integrity without recalibration in deployed infrastructure.

Pinout & Package

515CAA49M1520BAGR uses a 3.2 × 5.0 mm, 6-pin surface-mount package (package code "B" per Skyworks ordering guide), RoHS-compliant and Pb-free, with gold-over-nickel contact pads.

Pin/Terminal	Circuit Role	Design Meaning
1	Vc	Control voltage input; 0.1×VDD to 0.9×VDD range sets output frequency with ±120 ppm/V slope.
2	OE	Output enable; active-high with internal pull-up; disables output within ≤5 µs when driven low.
3	GND	Electrical and case ground; must be connected to low-impedance system ground plane.
4	CLK+	Differential positive clock output; LVPECL-compatible, referenced to VDD – 1.4 V common mode.
5	CLK–	Differential negative clock output; complements CLK+ for noise-immune signal transmission.
6	VDD	3.3 V ±10% power supply; requires local 100 nF ceramic decoupling adjacent to pin.

Key Features

Feature	Design Value
Any-frequency synthesis	Generates exact 49.152 MHz from fixed crystal + digital PLL-no custom crystal needed, eliminating NRE and long lead times.
High PSNR	≤3.5 ps additive jitter from 100–1000 kHz supply noise-enables stable operation in noisy switcher-powered systems.
1% control linearity	Ensures monotonic, repeatable frequency tuning across full Vc range-critical for closed-loop servo applications.
AT-cut fundamental crystal	Delivers <8.5 ppm aging over 10 years and superior mechanical shock/vibration resistance vs. overtone crystals.
Factory-configured	All parameters-including frequency, Kv, stability, OE polarity, and output format-are programmed before shipment.

Applications

SONET/SDH Line Cards	PON Optical Line Terminals
Use Scenario: Timing recovery and frame synchronization in OC-3/OC-12 line interface units. IC Role / Device Role / Timing Role: Primary VCXO providing 49.152 MHz reference for DS3/E3 mapping and SONET payload scrambling. Use Value: ±20 ppm stability and 0.9 ps phase jitter meet GR-1244-CORE jitter transfer and jitter tolerance masks.	Use Scenario: Clock source for GPON/XG-PON burst-mode receivers and upstream TDMA scheduling. IC Role / Device Role / Timing Role: Low-jitter 49.152 MHz reference for PON MAC timing and burst gate control. Use Value: Fast 5 µs disable/enable supports dynamic upstream slot allocation without clock glitches.
10G Ethernet Switches	FPGA-Based Test Equipment
Use Scenario: Reference clock for SERDES PHYs and packet buffer memory controllers. IC Role / Device Role / Timing Role: LVPECL-output VCXO driving differential clock trees with minimal skew and crosstalk. Use Value: Sub-565 ps LVPECL edge rates and 0.9 ps phase jitter ensure clean eye opening at 10.3125 Gbps.	Use Scenario: Programmable clock source for high-resolution digital pattern generators and logic analyzers. IC Role / Device Role / Timing Role: Tunable 49.152 MHz reference enabling precise jitter injection and margin testing. Use Value: ±120 ppm/V Kv allows calibrated frequency deviation up to ±5.9 kHz for stress-testing receiver PLLs.

SONET/SDH Line Cards

PON Optical Line Terminals

Use Scenario: Timing recovery and frame synchronization in OC-3/OC-12 line interface units.

IC Role / Device Role / Timing Role: Primary VCXO providing 49.152 MHz reference for DS3/E3 mapping and SONET payload scrambling.

Use Value: ±20 ppm stability and 0.9 ps phase jitter meet GR-1244-CORE jitter transfer and jitter tolerance masks.

Use Scenario: Clock source for GPON/XG-PON burst-mode receivers and upstream TDMA scheduling.

IC Role / Device Role / Timing Role: Low-jitter 49.152 MHz reference for PON MAC timing and burst gate control.

Use Value: Fast 5 µs disable/enable supports dynamic upstream slot allocation without clock glitches.

10G Ethernet Switches

FPGA-Based Test Equipment

Use Scenario: Reference clock for SERDES PHYs and packet buffer memory controllers.

IC Role / Device Role / Timing Role: LVPECL-output VCXO driving differential clock trees with minimal skew and crosstalk.

Use Value: Sub-565 ps LVPECL edge rates and 0.9 ps phase jitter ensure clean eye opening at 10.3125 Gbps.

Use Scenario: Programmable clock source for high-resolution digital pattern generators and logic analyzers.

IC Role / Device Role / Timing Role: Tunable 49.152 MHz reference enabling precise jitter injection and margin testing.

Use Value: ±120 ppm/V Kv allows calibrated frequency deviation up to ±5.9 kHz for stress-testing receiver PLLs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar VCXO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si514ACA49M1520BAGR	Same Si515 family, but Si514 variant with identical 49.152 MHz, ±20 ppm, ±120 ppm/V, 3.3 V LVPECL, 3.2×5 mm package.	Si514 targets lower-cost applications; lacks some Si515 advanced diagnostics and extended APR options.	Select Si514 if cost sensitivity outweighs need for future firmware-upgradable features.
MAX2620EUT+T	Discrete VCO IC (not crystal-based); 1–500 MHz range, no factory-programmable frequency; requires external loop filter and crystal.	Suitable for wide-tuning-range lab instruments, not telecom-grade stability or jitter performance.	Choose only for non-telecom designs requiring >±1000 ppm tuning range or multi-frequency agility.

Compared with Si514ACA49M1520BAGR, 515CAA49M1520BAGR offers enhanced diagnostic capability and broader APR configurability; versus MAX2620EUT+T, it delivers superior aging, stability, and jitter-critical for carrier-grade infrastructure.

Availability

515CAA49M1520BAGR is available at Aetrix Electronics and suitable for SONET/SDH line cards, PON optical line terminals, and 10G Ethernet switches requiring stable component supply, short lead times (<2 weeks), and guaranteed lifecycle continuity.

Supply support for 515CAA49M1520BAGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for infrastructure and mobile markets.

The Si515 VCXO product line was designed for carrier-class timing applications demanding low jitter, high reliability, and rapid customization-replacing legacy discrete VCXOs with integrated, factory-programmable alternatives.

FAQ

What is the nominal output frequency of the 515CAA49M1520BAGR?

The 515CAA49M1520BAGR is factory-programmed for a precise 49.152 MHz output frequency, matching standard telecom reference clocks used in T1/E1, SONET OC-3, and GPON systems. This value is fixed at time of manufacture and cannot be altered in-circuit.

Does the 515CAA49M1520BAGR support both LVPECL and LVDS outputs?

No-the 515CAA49M1520BAGR is configured exclusively for LVPECL output, as indicated by the "A" in the first option code of its part number. LVDS variants use different option codes (e.g., "B") and are distinct orderable SKUs-not field-reconfigurable.

What is the control voltage range and tuning slope for the 515CAA49M1520BAGR?

The 515CAA49M1520BAGR accepts a control voltage (Vc) from 0.33 V to 2.97 V (0.1×VDD to 0.9×VDD at 3.3 V), with a factory-set tuning slope of ±120 ppm/V. This yields a total pull range of ±5.9 kHz around 49.152 MHz, verified per Table 2 in the datasheet.

Can the 515CAA49M1520BAGR operate from a 2.5 V supply?

No-the "A" in the first option code specifies a 3.3 V supply; 2.5 V variants use option codes "E", "F", "G", or "H". Supplying 2.5 V to 515CAA49M1520BAGR will result in improper biasing, degraded jitter, or failure to start, as its internal regulators and output drivers are optimized for 3.3 V ±10%.

Is the 515CAA49M1520BAGR pin-compatible with other Si515 variants in the same package?

Yes-all Si515 devices in the 3.2 × 5.0 mm 6-pin package (code "B") share identical pinout: Vc, OE, GND, CLK+, CLK–, VDD. However, output format, supply voltage, and tuning slope are factory-programmed and not interchangeable without reordering the correct variant.

515CAA49M1520BAGR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si515

Package/Case:: 6-SMD, No Lead

Packaging:: Tape & Reel (TR)

Product Status:: Active

Base Resonator:: Crystal

Type:: VCXO

Frequency:: 49.152 MHz

Function:: Enable/Disable

Output:: CMOS

Voltage - Supply:: 3.3V

Frequency Stability:: ±20ppm

Absolute Pull Range (APR):: ±100ppm

Operating Temperature:: -40°C ~ 85°C

Spread Spectrum Bandwidth:: -

Current - Supply (Max):: 29mA

Ratings:: -

Mounting Type:: Surface Mount

Supplier Device Package:: -

Size / Dimension:: 0.197" L x 0.126" W (5.00mm x 3.20mm)

Height - Seated (Max):: 0.052" (1.33mm)

515CAA49M1520BAGR FAQ

1.How can I place an order for 515CAA49M1520BAGR through Aetrix?

Please submit a Request for Quotation (RFQ) for 515CAA49M1520BAGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 515CAA49M1520BAGR reliable?

The price and inventory of 515CAA49M1520BAGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 515CAA49M1520BAGR is usually 5 days.

3.What payment methods are accepted for 515CAA49M1520BAGR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 515CAA49M1520BAGR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 515CAA49M1520BAGR?

515CAA49M1520BAGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 515CAA49M1520BAGR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 515CAA49M1520BAGR?

For technical support, including 515CAA49M1520BAGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 515CAA49M1520BAGR requirements.

6.How does Aetrix verify that 515CAA49M1520BAGR is sourced from the original manufacturer or authorized distributors?

All 515CAA49M1520BAGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 515CAA49M1520BAGR meets industry standards.

7.What is the process for return or replacement of 515CAA49M1520BAGR?

All 515CAA49M1520BAGR units undergo pre-shipment inspection (PSI). If there is an issue with 515CAA49M1520BAGR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 515CAA49M1520BAGR part is unused and in its original packaging.

Return procedure for 515CAA49M1520BAGR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…