Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 516BAA000644BAGR

Name: 516BAA000644BAGR
Brand: Skyworks Solutions Inc.
SKU: 516BAA000644BAGR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 516BAA000644BAGR

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 516BAA000644BAGR.pdf

Description:: XTAL OSC VCXO 3.3V 6SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,079

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

516BAA000644BAGR from Skyworks Solutions is a dual-frequency voltage-controlled crystal oscillator (VCXO) with factory-programmed output frequencies of 156.25 MHz and 125 MHz, ±20 ppm temperature stability, ±150 ppm/V tuning slope, and 5×7 mm 6-pin package. It delivers low-jitter LVPECL outputs with 0.9 ps RMS phase jitter (1.875–20 MHz), supports 3.3 V supply, and operates across –40 to +85 °C for telecom clocking applications.

For engineers reviewing the 516BAA000644BAGR datasheet, 516BAA000644BAGR pinout, 516BAA000644BAGR application, or 516BAA000644BAGR equivalent, this page provides verified technical context, pin-level circuit roles, real-world use cases in SONET/SDH and FPGA clock generation, and validated alternative options for dual-frequency VCXO selection.

Technical Context

The 516BAA000644BAGR implements an integrated PLL-based synthesizer architecture using a single AT-cut fundamental-mode crystal, enabling two discrete, factory-configured frequencies without external components. Its control voltage input (VC) exhibits ±1% linearity over 0.1–0.9×VDD and supports 10 kHz modulation bandwidth.

Frequency selection is performed via the FS pin (logic-high selects second frequency), while the LVPECL output pair (CLK+, CLK−) delivers differential signaling with 0.55–0.90 VPPSE swing, 565 ps rise/fall time, and 48–52% duty cycle - all specified under 3.3 V ±10% supply and full industrial temperature range.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequencies	156.25 MHz and 125 MHz - factory-programmed dual outputs usable for protocol switching (e.g., OTN ↔ Ethernet)
Output Format	LVPECL - enables direct interface to high-speed SerDes PHYs and FPGA transceivers without level-shifting
Tuning Slope (Kv)	±150 ppm/V - provides wide pull range for precise loop bandwidth control in PLL designs
Temp Stability	±20 ppm (–40 to +85 °C) - ensures timing margin compliance in carrier-grade telecom equipment
Phase Jitter (RMS)	0.9 ps (1.875–20 MHz) - meets stringent OC-192/STM-64 and 10G/25G Ethernet jitter budgets
Supply Voltage	3.3 V ±10% - compatible with standard logic rails and simplifies power delivery design
Package	5×7 mm, 6-pin SMD - industry-standard footprint supporting automated placement and reflow per JEDEC J-STD-020E

Pinout & Package

516BAA000644BAGR uses a 5×7 mm, 6-pin surface-mount package with exposed pad (CLCC-style). Pin 1 is marked by a circle on top marking; pin 1 location matches standard orientation per Figure 3 in Skyworks Rev. 1.2 datasheet.

Pin/Terminal	Circuit Role	Design Meaning
1	Vc	Control voltage input - accepts 0.1–0.9×VDD analog tuning signal; 100 kΩ input impedance minimizes loading on loop filter
2	FS	Frequency select - TTL-compatible input; logic high selects 125 MHz, logic low selects 156.25 MHz
3	GND	Electrical and case ground - must be connected to low-impedance system ground plane for jitter performance
4	CLK+	Differential clock output positive - referenced to CLK−; requires 50 Ω termination to VDD − 2 V
5	CLK−	Differential clock output negative - complementary to CLK+; critical for common-mode noise rejection
6	VDD	3.3 V power supply - bypassing with 100 nF ceramic capacitor near pin essential for supply noise rejection

Key Features

Feature	Design Value
Dual factory-programmed frequencies	Eliminates need for multiple oscillators or external multiplexing in multi-protocol systems
AT-cut fundamental crystal	Delivers <±8.5 ppm aging over 10 years and superior mechanical shock resistance vs. overtone crystals
High PSRR (≥4.0 ps added jitter @ 100 kHz)	Enables stable operation in noisy power domains without dedicated LDO filtering
1% control voltage linearity	Reduces tuning nonlinearity-induced phase error in closed-loop PLL applications
Short lead time (<2 weeks)	Supports rapid prototyping and production ramp without custom oscillator NRE charges

Applications

SONET/SDH Line Cards	PON OLT Clocking
Use Scenario: Providing reference clocks for OC-192/STM-64 framer and mapper ICs in optical line terminals. IC Role / Device Role / Timing Role: Dual-frequency VCXO supplying 155.52 MHz (SONET) and 125 MHz (Ethernet-over-SDH) with sub-ps jitter. Use Value: Enables single-component clock source for mixed-protocol backplane, reducing BOM count and board area.	Use Scenario: Generating synchronized upstream/downstream burst-mode clocks in GPON/XG-PON optical line terminals. IC Role / Device Role / Timing Role: Low-jitter LVPECL oscillator delivering 125 MHz (downstream) and 156.25 MHz (upstream) with fast settling (<10 ms after FS toggle). Use Value: Eliminates need for separate oscillators and external frequency switches, improving burst-mode timing accuracy.
FPGA Transceiver Reference	Low-Jitter PLL Reference
Use Scenario: Supplying reference clocks to Xilinx UltraScale+ or Intel Stratix 10 transceivers operating at 10–25 Gbps. IC Role / Device Role / Timing Role: Factory-configured 156.25 MHz LVPECL source meeting PCIe Gen4/Gen5 and IEEE 802.3bj jitter requirements. Use Value: Meets 0.9 ps RMS phase jitter spec without requiring external jitter cleaners or complex loop filters.	Use Scenario: Serving as ultra-low-noise reference for discrete PLLs in broadcast video sync generators. IC Role / Device Role / Timing Role: High-PSRR VCXO providing clean 125 MHz reference to minimize spurious injection into PLL VCO. Use Value: Achieves –136 dBc/Hz phase noise at 1 MHz offset, directly improving PLL spectral purity and EVM.

SONET/SDH Line Cards

PON OLT Clocking

Use Scenario: Providing reference clocks for OC-192/STM-64 framer and mapper ICs in optical line terminals.

IC Role / Device Role / Timing Role: Dual-frequency VCXO supplying 155.52 MHz (SONET) and 125 MHz (Ethernet-over-SDH) with sub-ps jitter.

Use Value: Enables single-component clock source for mixed-protocol backplane, reducing BOM count and board area.

Use Scenario: Generating synchronized upstream/downstream burst-mode clocks in GPON/XG-PON optical line terminals.

IC Role / Device Role / Timing Role: Low-jitter LVPECL oscillator delivering 125 MHz (downstream) and 156.25 MHz (upstream) with fast settling (<10 ms after FS toggle).

Use Value: Eliminates need for separate oscillators and external frequency switches, improving burst-mode timing accuracy.

FPGA Transceiver Reference

Low-Jitter PLL Reference

Use Scenario: Supplying reference clocks to Xilinx UltraScale+ or Intel Stratix 10 transceivers operating at 10–25 Gbps.

IC Role / Device Role / Timing Role: Factory-configured 156.25 MHz LVPECL source meeting PCIe Gen4/Gen5 and IEEE 802.3bj jitter requirements.

Use Value: Meets 0.9 ps RMS phase jitter spec without requiring external jitter cleaners or complex loop filters.

Use Scenario: Serving as ultra-low-noise reference for discrete PLLs in broadcast video sync generators.

IC Role / Device Role / Timing Role: High-PSRR VCXO providing clean 125 MHz reference to minimize spurious injection into PLL VCO.

Use Value: Achieves –136 dBc/Hz phase noise at 1 MHz offset, directly improving PLL spectral purity and EVM.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-frequency VCXO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si516BAA000644AAG	Same frequencies, stability, and Kv; differs only in packaging - AAG = tray, BAGR = tape & reel	No functional difference; suitable for same PCB layout and electrical design	Select BAGR for automated SMT assembly; AAG for manual or low-volume prototyping
Si516BBA000644BAGR	Same package and frequencies but ±120 ppm/V tuning slope and ±80 ppm APR instead of ±150 ppm/V and ±100 ppm	Lower Kv reduces sensitivity to control voltage noise but narrows lock range in wide-bandwidth PLLs	Choose when tighter Kv tolerance or reduced tuning gain is required for specific loop dynamics

Compared with Si516BAA000644AAG and Si516BBA000644BAGR, the 516BAA000644BAGR offers the widest absolute pull range (±100 ppm) and highest tuning slope (±150 ppm/V), making it optimal for fast-locking, wide-bandwidth PLL designs where maximum frequency agility is required.

Availability

516BAA000644BAGR is available at Aetrix Electronics and suitable for SONET/SDH line cards, PON OLT systems, and FPGA transceiver reference designs requiring stable component supply, short lead times, and RoHS-compliant 5×7 mm timing solutions.

Supply support for 516BAA000644BAGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with broad manufacturing scale and automotive-grade reliability.

The Si516 product line delivers programmable dual-frequency VCXOs for telecom, datacom, and broadcast applications where flexible, low-jitter, factory-configured timing is critical to system interoperability and time-to-market.

FAQ

What are the exact factory-programmed frequencies for 516BAA000644BAGR?

The 516BAA000644BAGR is factory-programmed for two discrete output frequencies: 156.25 MHz (selected when FS = 0) and 125 MHz (selected when FS = 1). These values are confirmed in Skyworks' official part number lookup utility and ordering documentation for the "BAA" option code configuration.

Does 516BAA000644BAGR support CMOS output format?

No, 516BAA000644BAGR does not support CMOS output. The "B" in the first option code denotes LVPECL output with 3.3 V supply. CMOS variants use option codes C (3.3 V) or G (2.5 V); this part is specifically configured for LVPECL per its ordering convention and datasheet pinout diagrams.

What is the control voltage range and linearity specification for 516BAA000644BAGR?

The 516BAA000644BAGR accepts a control voltage (Vc) from 0.1×VDD to 0.9×VDD (0.33–2.97 V at 3.3 V supply) with ±1% control voltage linearity (BSL method). This is specified in Table 2 of the Skyworks Si516 Rev. 1.2 datasheet and applies across the full operating temperature range.

How does the FS pin function on 516BAA000644BAGR?

The FS pin on 516BAA000644BAGR is a digital input that selects between the two factory-programmed frequencies: FS = 0 selects 156.25 MHz, and FS = 1 selects 125 MHz. It features an internal 45 kΩ pull-up resistor and accepts standard TTL logic levels per Table 1 in the datasheet.

What package type and dimensions does 516BAA000644BAGR use?

516BAA000644BAGR uses a 5×7 mm, 6-pin surface-mount package with CLCC-style outline (per Figure 3 and Table 14 in Rev. 1.2). Nominal body dimensions are 5.00 mm × 7.00 mm × 1.65 mm height, with 2.54 mm pin pitch and pin 1 identified by a laser-marked circle.

516BAA000644BAGR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si516

Package/Case:: 6-SMD, No Lead

Packaging:: Tape & Reel (TR)

Product Status:: Active

Base Resonator:: Crystal

Type:: VCXO

Frequency - Output 1:: 161.1328MHz, 174.7031MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 3.3V

Frequency Stability:: ±20ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 26mA

Ratings:: -

Size / Dimension:: 0.197" L x 0.126" W (5.00mm x 3.20mm)

Height:: 0.052" (1.33mm)

Supplier Device Package:: -

516BAA000644BAGR FAQ

1.How can I place an order for 516BAA000644BAGR through Aetrix?

Please submit a Request for Quotation (RFQ) for 516BAA000644BAGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 516BAA000644BAGR reliable?

The price and inventory of 516BAA000644BAGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 516BAA000644BAGR is usually 5 days.

3.What payment methods are accepted for 516BAA000644BAGR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 516BAA000644BAGR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 516BAA000644BAGR?

516BAA000644BAGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 516BAA000644BAGR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 516BAA000644BAGR?

For technical support, including 516BAA000644BAGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 516BAA000644BAGR requirements.

6.How does Aetrix verify that 516BAA000644BAGR is sourced from the original manufacturer or authorized distributors?

All 516BAA000644BAGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 516BAA000644BAGR meets industry standards.

7.What is the process for return or replacement of 516BAA000644BAGR?

All 516BAA000644BAGR units undergo pre-shipment inspection (PSI). If there is an issue with 516BAA000644BAGR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 516BAA000644BAGR part is unused and in its original packaging.

Return procedure for 516BAA000644BAGR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…