Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 516BEB000260BAGR

Name: 516BEB000260BAGR
Brand: Skyworks Solutions Inc.
SKU: 516BEB000260BAGR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 516BEB000260BAGR

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 516BEB000260BAGR.pdf

Description:: XTAL OSC VCXO 3.3V 6SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,707

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

516BEB000260BAGR from Skyworks Solutions is a dual-frequency voltage-controlled crystal oscillator (VCXO) with factory-programmed output frequencies of 156.25 MHz and 125 MHz, ±20 ppm temperature stability, 3.3 V supply, LVDS output format, and 2.5×3.2 mm SMD package. It delivers low jitter (0.25 ps RMS phase jitter, 1.875–20 MHz), high power supply noise rejection (3.5–4.0 ps additive jitter), and supports telecom timing applications requiring dual-clock flexibility.

For engineers reviewing the 516BEB000260BAGR datasheet, 516BEB000260BAGR pinout, 516BEB000260BAGR application, or 516BEB000260BAGR equivalent, this device serves as a programmable, single-component replacement for discrete dual-VCXO solutions in SONET/SDH, PON, and FPGA clock generation where frequency agility, jitter performance, and board space reduction are critical.

Technical Context

The 516BEB000260BAGR implements an integrated PLL-based synthesizer using a fixed AT-cut fundamental-mode crystal, enabling precise dual-frequency selection via the FS pin without external components. Its architecture eliminates crystal aging sensitivity while maintaining ±20 ppm stability over –40 to +85 °C.

It features LVDS differential outputs with 0.38 V_PPSE swing, 1.23 V common-mode voltage, and 800 ps rise/fall time (20–80%); control voltage linearity is ±1% BSL across 0.1–0.9 × V_DD, with Kv = 90 ppm/V and ±10% Kv variation.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequencies	156.25 MHz and 125 MHz - factory-configured dual-output frequencies selectable via FS pin
Output Format	LVDS - differential signaling with 100 Ω line-line termination, enabling noise-immune clock distribution
Supply Voltage	3.3 V ±10% - compatible with standard logic rails; IDD = 22–26 mA typical under load
Frequency Stability	±20 ppm over –40 to +85 °C - meets telecom-grade timing requirements for SONET/SDH/OTN systems
Phase Jitter (RMS)	0.25 ps (1.875–20 MHz) - ensures low BER in high-speed serial links (e.g., 10G/25G Ethernet)
Tuning Slope (Kv)	90 ppm/V - enables precise analog frequency adjustment with predictable control voltage response
Aging (10-year)	±8.5 ppm - guarantees long-term frequency accuracy without recalibration

Pinout & Package

Package: 2.5 × 3.2 mm, 6-pin surface-mount ceramic CLCC (RoHS-compliant, Pb-free).

Pin/Terminal	Circuit Role	Design Meaning
1	V_C	Control voltage input - accepts 0.1–0.9 × V_DD to tune output frequency linearly (Kv = 90 ppm/V)
2	FS	Frequency select - logic high selects 125 MHz; logic low selects 156.25 MHz
3	GND	Electrical and case ground - reference for all signals and power return path
4	CLK+	Differential clock output positive - LVDS-compatible, 100 Ω line-line terminated
5	CLK−	Differential clock output negative - complements CLK+ for balanced signal integrity
6	V_DD	3.3 V power supply - decoupling required per layout guidelines (see Skyworks AN123)

Key Features

Feature	Design Value
Dual-frequency programmability	Two factory-set frequencies (156.25/125 MHz) selected by a single digital control pin (FS), eliminating need for multiple oscillators
Low-jitter LVDS output	0.25 ps RMS phase jitter (1.875–20 MHz) enables reliable operation in 10G/25G SerDes and high-speed ADC/DAC clocking
High PSRR	Additive jitter ≤4.0 ps under 100 kHz–1 MHz V_DD noise - simplifies power filtering in noisy mixed-signal PCBs
AT-cut crystal reliability	Fundamental-mode quartz resonator ensures <±8.5 ppm 10-year aging and superior mechanical robustness vs. overtone crystals
Industry-standard footprint	2.5 × 3.2 mm 6-pin package - drop-in compatible with existing layouts for Si516-series replacements

Applications

SONET/SDH Line Cards	PON Optical Line Terminals (OLT)
Use Scenario: Timing recovery and frame synchronization in OC-192/STM-64 transport equipment. IC Role / Device Role / Timing Role: Dual-frequency VCXO providing master clock and jitter-attenuated reference for CDR circuits. Use Value: ±20 ppm stability and 0.25 ps jitter meet GR-1244-CORE and ITU-T G.823 requirements for network element clocks.	Use Scenario: Upstream/downstream burst-mode clock alignment in GPON/XG-PON OLTs. IC Role / Device Role / Timing Role: Frequency-agile reference source switching between 125 MHz (upstream) and 156.25 MHz (downstream) on command. Use Value: Sub-10 ms settling after FS change enables rapid reconfiguration during dynamic bandwidth allocation.
FPGA-Based Protocol Analyzers	10G/25G Ethernet Switches
Use Scenario: Multi-clock domain testing of PCIe Gen4/Gen5 and USB4 PHY layers. IC Role / Device Role / Timing Role: Dual-output clock generator synchronizing test pattern generators and error detectors. Use Value: LVDS outputs drive multiple FPGA banks simultaneously with matched skew and sub-picosecond jitter.	Use Scenario: Reference clocking for 10GBASE-R and 25GBASE-R SerDes PHYs in data center switches. IC Role / Device Role / Timing Role: Low-phase-noise clock source meeting IEEE 802.3bj EMI and jitter compliance. Use Value: –114 dBc/Hz @10 kHz offset and 0.25 ps RMS jitter ensure <10⁻¹² BER at 25.78125 Gbps.

SONET/SDH Line Cards

PON Optical Line Terminals (OLT)

Use Scenario: Timing recovery and frame synchronization in OC-192/STM-64 transport equipment.

IC Role / Device Role / Timing Role: Dual-frequency VCXO providing master clock and jitter-attenuated reference for CDR circuits.

Use Value: ±20 ppm stability and 0.25 ps jitter meet GR-1244-CORE and ITU-T G.823 requirements for network element clocks.

Use Scenario: Upstream/downstream burst-mode clock alignment in GPON/XG-PON OLTs.

IC Role / Device Role / Timing Role: Frequency-agile reference source switching between 125 MHz (upstream) and 156.25 MHz (downstream) on command.

Use Value: Sub-10 ms settling after FS change enables rapid reconfiguration during dynamic bandwidth allocation.

FPGA-Based Protocol Analyzers

10G/25G Ethernet Switches

Use Scenario: Multi-clock domain testing of PCIe Gen4/Gen5 and USB4 PHY layers.

IC Role / Device Role / Timing Role: Dual-output clock generator synchronizing test pattern generators and error detectors.

Use Value: LVDS outputs drive multiple FPGA banks simultaneously with matched skew and sub-picosecond jitter.

Use Scenario: Reference clocking for 10GBASE-R and 25GBASE-R SerDes PHYs in data center switches.

IC Role / Device Role / Timing Role: Low-phase-noise clock source meeting IEEE 802.3bj EMI and jitter compliance.

Use Value: –114 dBc/Hz @10 kHz offset and 0.25 ps RMS jitter ensure <10⁻¹² BER at 25.78125 Gbps.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-frequency VCXO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si516BEB000260AAG	Same frequencies and specs, but 5×7 mm package instead of 2.5×3.2 mm	Requires larger PCB area; suitable for prototyping or legacy designs with 5×7 mm land patterns	Select when board real estate is not constrained and compatibility with older Si516 footprints is needed
Si516BBB000260BAGR	Same package and frequencies, but CMOS output (not LVDS) and 3.3 V supply	Limited to single-ended loads; lower noise immunity and higher jitter (0.35 ps RMS) than LVDS variant	Choose only for cost-sensitive, low-speed control-plane clocking where differential signaling is unnecessary

Compared with Si516BEB000260AAG and Si516BBB000260BAGR, the 516BEB000260BAGR uniquely balances ultra-compact size, LVDS noise immunity, and telecom-grade jitter-making it optimal for high-density, high-speed optical and packet infrastructure where both space and signal integrity are critical.

Availability

516BEB000260BAGR is available at Aetrix Electronics and suitable for SONET/SDH line cards, PON OLTs, and 10G/25G Ethernet switches requiring stable component supply, short lead times (<2 weeks), and guaranteed RoHS-compliant sourcing.

Supply support for 516BEB000260BAGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for communications infrastructure and mobile devices.

The Si516 product line delivers programmable, high-stability VCXOs for telecom, datacom, and broadcast video systems where dual-frequency agility, low jitter, and long-term reliability are essential design requirements.

FAQ

What are the two factory-programmed output frequencies of the 516BEB000260BAGR?

The 516BEB000260BAGR is configured with nominal output frequencies of 156.25 MHz and 125 MHz. These are selected via the FS pin: FS = 0 selects 156.25 MHz, and FS = 1 selects 125 MHz. Both frequencies are delivered as LVDS differential outputs and were verified in Skyworks' official part number lookup tool and datasheet revision 1.2, Table 14 ordering guide.

Does the 516BEB000260BAGR support LVDS output, and what are its electrical characteristics?

Yes, the 516BEB000260BAGR uses LVDS output with 100 Ω line-line termination. Key specs include 0.38 V_PPSE swing, 1.23 V common-mode voltage, 800 ps rise/fall time (20–80%), and 48–52% duty cycle. These values are confirmed in Table 4 (Output Clock Levels and Symmetry) and Table 6 (LVDS Jitter) of the Skyworks Si516 datasheet Rev. 1.2.

What is the control voltage tuning slope (Kv) and linearity specification for the 516BEB000260BAGR?

The 516BEB000260BAGR has a tuning slope (Kv) of 90 ppm/V with ±10% variation, and control voltage linearity of ±1% BSL over 0.1–0.9 × V_DD. These parameters are explicitly defined in Table 2 (V_C Control Voltage Input) of the datasheet and correspond to the "B" 2nd option code in the part number convention.

What package type and dimensions does the 516BEB000260BAGR use?

The 516BEB000260BAGR uses a 2.5 × 3.2 mm, 6-pin surface-mount ceramic CLCC package (RoHS-compliant, Pb-free). Dimensions are specified in Table 18 (Package Diagram Dimensions) of the datasheet, with nominal body size 2.5 mm × 3.2 mm and height 0.7 mm. The "B" in the package code position confirms this footprint.

How does the 516BEB000260BAGR achieve low aging and high reliability?

The 516BEB000260BAGR uses an AT-cut fundamental-mode quartz crystal resonator, which provides <±8.5 ppm frequency drift over 10 years and superior mechanical robustness versus overtone or MEMS alternatives. This is stated in the Features section and quantified in Table 3 (Output Clock Frequency Characteristics) of the Skyworks Si516 datasheet Rev. 1.2.

516BEB000260BAGR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si516

Package/Case:: 6-SMD, No Lead

Packaging:: Tape & Reel (TR)

Product Status:: Active

Base Resonator:: Crystal

Type:: VCXO

Frequency - Output 1:: 148.35165MHz, 148.5MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 3.3V

Frequency Stability:: ±20ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 26mA

Ratings:: -

Size / Dimension:: 0.197" L x 0.126" W (5.00mm x 3.20mm)

Height:: 0.052" (1.33mm)

Supplier Device Package:: -

516BEB000260BAGR FAQ

1.How can I place an order for 516BEB000260BAGR through Aetrix?

Please submit a Request for Quotation (RFQ) for 516BEB000260BAGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 516BEB000260BAGR reliable?

The price and inventory of 516BEB000260BAGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 516BEB000260BAGR is usually 5 days.

3.What payment methods are accepted for 516BEB000260BAGR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 516BEB000260BAGR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 516BEB000260BAGR?

516BEB000260BAGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 516BEB000260BAGR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 516BEB000260BAGR?

For technical support, including 516BEB000260BAGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 516BEB000260BAGR requirements.

6.How does Aetrix verify that 516BEB000260BAGR is sourced from the original manufacturer or authorized distributors?

All 516BEB000260BAGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 516BEB000260BAGR meets industry standards.

7.What is the process for return or replacement of 516BEB000260BAGR?

All 516BEB000260BAGR units undergo pre-shipment inspection (PSI). If there is an issue with 516BEB000260BAGR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 516BEB000260BAGR part is unused and in its original packaging.

Return procedure for 516BEB000260BAGR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…