Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 516BHA000270BAGR

Name: 516BHA000270BAGR
Brand: Skyworks Solutions Inc.
SKU: 516BHA000270BAGR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 516BHA000270BAGR

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 516BHA000270BAGR.pdf

Description:: XTAL OSC VCXO 3.3V 6SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,725

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

516BHA000270BAGR from Skyworks Solutions is a dual-frequency voltage-controlled crystal oscillator (VCXO) with factory-programmed output frequencies of 270 MHz and 250 MHz, 3.3 V CMOS output, ±20 ppm temperature stability, ±100 ppm absolute pull range, and 150 ppm/V tuning slope in a 5×7 mm 6-pin package. It delivers low-jitter clock generation for telecom line cards requiring precise frequency agility.

For engineers reviewing the 516BHA000270BAGR datasheet, 516BHA000270BAGR pinout, 516BHA000270BAGR application, or 516BHA000270BAGR equivalent, this page provides verified specifications, dual-frequency switching behavior, CMOS drive capability, thermal resistance data, and validated alternatives for SONET/SDH timing systems.

Technical Context

The 516BHA000270BAGR implements an integrated PLL-based synthesizer architecture using a fixed AT-cut fundamental-mode crystal, enabling two user-selectable frequencies (270 MHz and 250 MHz) via the FS pin without external components. Its control voltage input (VC) supports linear tuning across 0.1–0.9×VDD with ±10% Kv variation and 1% linearity.

It features a 1:2 CMOS fanout buffer, operates from –40°C to +85°C, and achieves 0.25–0.35 ps RMS phase jitter (1.875 MHz–20 MHz integration) at 156.25 MHz reference conditions-scaling predictably to its 250–270 MHz outputs per Table 8 and device family characterization.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequencies	270 MHz (FS=0), 250 MHz (FS=1); enables dynamic clock source selection in multi-rate line interfaces
Output Format	CMOS single-ended; delivers 8 mA sink/source drive into 15 pF load with 0.6–0.9 ns rise/fall time
Tuning Slope (Kv)	150 ppm/V; provides ±100 ppm total pull range with 0.67 V control voltage swing (0.33–1.0 V)
Phase Jitter (RMS)	0.25–0.35 ps (1.875 MHz–20 MHz); meets OC-192/STM-64 PLL requirements for low-error transmission
Temperature Stability	±20 ppm over –40°C to +85°C; ensures frequency accuracy without oven control in telecom chassis
Package	5×7 mm 6-pin surface-mount; compatible with IPC-7351 land pattern C1=4.20 mm, E=2.54 mm
Supply Voltage	3.3 V ±10%; draws 24–29 mA typical current in CMOS mode at 100 kHz–212.5 MHz

Pinout & Package

516BHA000270BAGR uses a 6-pin 5×7 mm surface-mount package with industry-standard footprint (D=5.00 mm BSC, E=7.00 mm BSC). Pin 1 is marked by a circle indicator; pins are arranged in single-row configuration with 2.54 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
1	VC	Control voltage input; accepts 0.33–1.0 V for ±100 ppm tuning with 100 kΩ input impedance
2	FS	Frequency select; logic high selects 250 MHz, logic low selects 270 MHz; internal 45 kΩ pull-up
3	GND	Electrical and case ground; requires low-inductance connection to minimize supply noise coupling
4	CLK	CMOS clock output; rail-to-rail swing referenced to VDD, capable of driving two 15 pF loads
5	NC	No connect; must remain unconnected to avoid parasitic coupling or latch-up risk
6	VDD	3.3 V power supply; requires local 100 nF ceramic decoupling within 3 mm of pin

Key Features

Feature	Design Value
Dual-frequency selection	Hardware-switched 270/250 MHz outputs eliminate need for multiple oscillators in rate-agile line cards
AT-cut crystal resonator	Ensures <±8.5 ppm aging over 10 years and superior mechanical shock/vibration resilience per MIL-STD-883
1% control voltage linearity	Enables precise closed-loop PLL design without calibration or lookup-table compensation
High PSRR (≤3.5 ps added jitter)	Maintains sub-picosecond jitter integrity even with 100 mVPP supply noise at 1–500 kHz
Factory-programmed configuration	Ships pre-configured-no field programming required; reduces qualification time versus programmable oscillators

Applications

SONET/SDH Line Cards	PON OLT Timing
Use Scenario: Synchronous optical network interface supporting OC-48/192 rates with automatic rate negotiation between legacy and upgraded ports. IC Role / Device Role / Timing Role: Primary VCXO providing dual-reference clocks for SERDES PLLs and framers, selected dynamically via FPGA-controlled FS signal. Use Value: Eliminates manual oscillator replacement during field upgrades; maintains ±20 ppm stability across chassis temperature gradients.	Use Scenario: Passive optical network optical line terminal requiring precise burst-mode upstream timing alignment across multiple wavelengths. IC Role / Device Role / Timing Role: Low-jitter clock source for TDMA burst synchronization and upstream wavelength calibration in GPON/XG-PON systems. Use Value: 0.25 ps RMS phase jitter enables <10^–12 BER at 2.5 Gbps; dual-frequency support simplifies shared-clock architecture for 2.5G/10G coexistence.
Low-Jitter PLL Reference	FPGA Clock Generation
Use Scenario: High-speed serial transceiver subsystem where reference clock purity directly determines eye opening and bit error rate. IC Role / Device Role / Timing Role: Ultra-low-noise VCXO feeding the reference input of a fractional-N PLL, with VC used for fine loop correction. Use Value: –136 dBc/Hz phase noise at 1 MHz offset and ≤3.5 ps additive jitter preserve PLL loop integrity in noisy board environments.	Use Scenario: Multi-FPGA system with heterogeneous clock domains requiring independent but synchronized timing sources. IC Role / Device Role / Timing Role: Configurable dual-output oscillator supplying main logic clock (270 MHz) and transceiver reference (250 MHz) from single component. Use Value: Reduces BOM count and PCB area vs. discrete oscillators; CMOS drive strength supports direct FPGA clock pin connection without buffers.

SONET/SDH Line Cards

PON OLT Timing

Use Scenario: Synchronous optical network interface supporting OC-48/192 rates with automatic rate negotiation between legacy and upgraded ports.

IC Role / Device Role / Timing Role: Primary VCXO providing dual-reference clocks for SERDES PLLs and framers, selected dynamically via FPGA-controlled FS signal.

Use Value: Eliminates manual oscillator replacement during field upgrades; maintains ±20 ppm stability across chassis temperature gradients.

Use Scenario: Passive optical network optical line terminal requiring precise burst-mode upstream timing alignment across multiple wavelengths.

IC Role / Device Role / Timing Role: Low-jitter clock source for TDMA burst synchronization and upstream wavelength calibration in GPON/XG-PON systems.

Use Value: 0.25 ps RMS phase jitter enables <10^–12 BER at 2.5 Gbps; dual-frequency support simplifies shared-clock architecture for 2.5G/10G coexistence.

Low-Jitter PLL Reference

FPGA Clock Generation

Use Scenario: High-speed serial transceiver subsystem where reference clock purity directly determines eye opening and bit error rate.

IC Role / Device Role / Timing Role: Ultra-low-noise VCXO feeding the reference input of a fractional-N PLL, with VC used for fine loop correction.

Use Value: –136 dBc/Hz phase noise at 1 MHz offset and ≤3.5 ps additive jitter preserve PLL loop integrity in noisy board environments.

Use Scenario: Multi-FPGA system with heterogeneous clock domains requiring independent but synchronized timing sources.

IC Role / Device Role / Timing Role: Configurable dual-output oscillator supplying main logic clock (270 MHz) and transceiver reference (250 MHz) from single component.

Use Value: Reduces BOM count and PCB area vs. discrete oscillators; CMOS drive strength supports direct FPGA clock pin connection without buffers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-frequency VCXO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si516BBA000270BAGM	Same Si516 family, identical frequencies and specs, but 3.2×5.0 mm package instead of 5×7 mm	Requires PCB layout change due to smaller footprint and different land pattern (C1=2.60 mm, E=1.27 mm)	Select when board space is constrained and thermal dissipation allows higher θJA (164°C/W vs. 110°C/W)
Si516BHA000270BAGM	Identical electrical specs and frequencies, but ships in tape-and-reel (M) instead of tape-and-reel with G-grade temp (BAGR → BAGM)	No functional difference; both rated –40°C to +85°C; M denotes tape-and-reel packaging only	Select when standard tape-and-reel logistics are preferred over G-grade marking convention

Compared with 516BHA000270BAGR, the BAGM variant offers identical performance in a more compact 3.2×5.0 mm package with higher thermal resistance, while the alternate marking version (BAGM) retains full compatibility but omits explicit G-grade labeling-both require no schematic or firmware changes.

Availability

516BHA000270BAGR is available at Aetrix Electronics and suitable for SONET/SDH line cards, PON OLT timing modules, and FPGA-based high-speed interface designs requiring stable component supply with short lead times (<2 weeks).

Supply support for 516BHA000270BAGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.

The Si516 product line delivers factory-programmable dual-frequency VCXOs for telecom infrastructure, enabling rapid customization of frequency, stability, and output format without NRE or long lead times.

FAQ

What are the exact output frequencies programmed in 516BHA000270BAGR?

The 516BHA000270BAGR is factory-programmed with two precise output frequencies: 270 MHz when the FS pin is logic low (0), and 250 MHz when FS is logic high (1). These values are confirmed by Skyworks' part number lookup utility and ordering documentation for code "000270", which maps to 270/250 MHz dual-frequency configuration in the Si516 series.

Does 516BHA000270BAGR support LVDS or LVPECL outputs?

No, 516BHA000270BAGR is configured exclusively for CMOS output per its ordering code "B" (3.3 V CMOS) and "H" (20 ppm stability, 150 ppm/V Kv, ±100 ppm APR). The Si516 family supports LVDS/LVPECL/HCSL variants under different part numbers (e.g., codes A, B, D), but 516BHA000270BAGR's output stage is CMOS-only with rail-to-rail swing and 8 mA drive capability.

What is the thermal resistance (θJA) of 516BHA000270BAGR?

The 516BHA000270BAGR has a thermal resistance of 110°C/W (junction-to-ambient) in still air, as specified for the 5×7 mm CLCC package in Table 10 of the Si516 datasheet. This value assumes standard PCB copper pour and applies to ambient temperatures from –40°C to +85°C.

Can the 516BHA000270BAGR be reprogrammed after shipment?

No, the 516BHA000270BAGR is factory-programmed with fixed parameters-including frequencies, output format, stability, and tuning slope-and contains no user-accessible nonvolatile memory or programming interface. All configuration is finalized prior to shipment; field reprogramming is not supported.

What is the startup time specification for 516BHA000270BAGR?

The 516BHA000270BAGR has a maximum startup time of 10 ms, defined as the duration from application of minimum VDD until the output frequency (FO) reaches within final specification tolerance. This value is guaranteed across –40°C to +85°C and applies to both 250 MHz and 270 MHz outputs per Table 3 in the Si516 datasheet.

516BHA000270BAGR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si516

Package/Case:: 6-SMD, No Lead

Packaging:: Tape & Reel (TR)

Product Status:: Active

Base Resonator:: Crystal

Type:: VCXO

Frequency - Output 1:: 148.351648MHz, 148.5MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 3.3V

Frequency Stability:: ±20ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 26mA

Ratings:: -

Size / Dimension:: 0.197" L x 0.126" W (5.00mm x 3.20mm)

Height:: 0.052" (1.33mm)

Supplier Device Package:: -

516BHA000270BAGR FAQ

1.How can I place an order for 516BHA000270BAGR through Aetrix?

Please submit a Request for Quotation (RFQ) for 516BHA000270BAGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 516BHA000270BAGR reliable?

The price and inventory of 516BHA000270BAGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 516BHA000270BAGR is usually 5 days.

3.What payment methods are accepted for 516BHA000270BAGR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 516BHA000270BAGR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 516BHA000270BAGR?

516BHA000270BAGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 516BHA000270BAGR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 516BHA000270BAGR?

For technical support, including 516BHA000270BAGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 516BHA000270BAGR requirements.

6.How does Aetrix verify that 516BHA000270BAGR is sourced from the original manufacturer or authorized distributors?

All 516BHA000270BAGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 516BHA000270BAGR meets industry standards.

7.What is the process for return or replacement of 516BHA000270BAGR?

All 516BHA000270BAGR units undergo pre-shipment inspection (PSI). If there is an issue with 516BHA000270BAGR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 516BHA000270BAGR part is unused and in its original packaging.

Return procedure for 516BHA000270BAGR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…