Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 516CEB000163AAG

Name: 516CEB000163AAG
Brand: Skyworks Solutions Inc.
SKU: 516CEB000163AAG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 516CEB000163AAG

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 516CEB000163AAG.pdf

Description:: XTAL OSC VCXO 3.3V 6SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,017

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

516CEB000163AAG from Skyworks Solutions is a dual-frequency voltage-controlled crystal oscillator (VCXO) supporting 100 kHz to 250 MHz output range with factory-programmed frequencies of 156.25 MHz and 125 MHz, ±20 ppm temperature stability, 3.3 V supply, and LVDS output format in a 5 × 7 mm 6-pin package. It serves as a low-jitter timing source in telecom synchronization and FPGA clock generation.

For engineers reviewing the 516CEB000163AAG datasheet, 516CEB000163AAG pinout, 516CEB000163AAG application, or 516CEB000163AAG equivalent, this page delivers verified electrical specs, dual-frequency switching behavior, LVDS jitter performance (0.25 ps RMS phase jitter, 1.875–20 MHz), control voltage linearity (±1% BSL), and package-validated thermal resistance (110 °C/W).

Technical Context

The 516CEB000163AAG implements an integrated PLL-based synthesizer with a fixed AT-cut fundamental-mode crystal, enabling two user-selectable frequencies without external components. Its digital frequency selection (FS pin) toggles between 156.25 MHz and 125 MHz with ≤10 ms settling time.

It features high power supply noise rejection (≤4.0 ps additive jitter at 100 kHz VDD noise), 100 kΩ Vc input impedance, and selectable Kv tuning slope (120 ppm/V per ordering code 'E'). Output drive complies with LVDS standards: 380 mVPPSE swing, 1.23 V common mode, and 48–52% duty cycle.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequencies	156.25 MHz and 125 MHz - factory-programmed dual outputs selected via FS pin logic level.
Output Format	LVDS - differential signaling with 100 Ω line-line termination, enabling noise-immune clock distribution.
Supply Voltage	3.3 V ±10% - powers internal PLL and output buffer; supports industrial temperature range (–40 to +85 °C).
Phase Jitter (RMS)	0.25 ps (1.875–20 MHz) - meets stringent requirements for SONET/SDH and OTN framer clocking.
Temperature Stability	±20 ppm - guaranteed over full operating temperature range, critical for telecom base station timing accuracy.
Aging (10-year)	±8.5 ppm - ensures long-term frequency drift remains within system-level holdover budgets.
Control Voltage Linearity	±1% BSL - enables precise analog tuning with minimal distortion in PLL loop design.

Pinout & Package

516CEB000163AAG uses a standard 6-pin 5 × 7 mm surface-mount package (JEDEC MO-220, variant VBGA) with gull-wing leads. Pin 1 is marked by a circle on the top surface (YYWW date code adjacent).

Pin/Terminal	Circuit Role	Design Meaning
1	Vc	Control voltage input (0.1×VDD to 0.9×VDD); sets instantaneous output frequency with 120 ppm/V tuning slope.
2	FS	Frequency select input; logic high selects 156.25 MHz, logic low selects 125 MHz (descending order per ordering code 'B').
3	GND	Electrical and case ground reference for all internal circuits and output driver return path.
4	CLK+	LVDS positive output terminal; requires 100 Ω differential termination to GND for proper signal integrity.
5	CLK−	LVDS complementary output terminal; paired with CLK+ to deliver low-skew differential clock signals.
6	VDD	3.3 V power supply input; decoupling capacitor (0.1 µF ceramic) required within 2 mm of this pin.

Key Features

Feature	Design Value
Dual-frequency programmability	Two factory-set frequencies (156.25/125 MHz) switched in <10 ms via single logic pin-replaces discrete VCXO pairs.
Low additive jitter from supply noise	≤4.0 ps RMS increase under 100 kHz, 100 mVPP VDD perturbation-enables robust operation in noisy power domains.
High-reliability crystal architecture	AT-cut fundamental-mode resonator eliminates aging-prone overtone crystals and improves mechanical shock tolerance.
Industry-standard footprint	5 × 7 mm 6-pin package compatible with existing PCB land patterns and reflow profiles per JEDEC J-STD-020E.
Configurable tuning slope	120 ppm/V Kv (ordering code 'E') balances pull range (±80 ppm APR) and control sensitivity for stable loop design.

Applications

SONET/SDH Line Cards	PON Optical Line Terminals
Use Scenario: Synchronous Ethernet timing recovery in OC-192/STM-64 line interface modules. IC Role / Device Role / Timing Role: Primary VCXO providing ESG-compliant clock for framers and SERDES with dual-rate support for payload mapping. Use Value: Enables seamless switchover between 156.25 MHz (OTU2) and 125 MHz (GFP-F) rates without external multiplexing or layout changes.	Use Scenario: Clock source for burst-mode upstream transmission in GPON/XG-PON OLT PHY layers. IC Role / Device Role / Timing Role: Low-jitter reference for TDMA slot alignment and burst preamble generation. Use Value: Sub-0.5 ps phase jitter ensures <1 ns timing uncertainty across 20 km fiber spans, meeting ITU-T G.984.3/G.987.3 jitter masks.
FPGA-Based Protocol Analyzers	Industrial Ethernet Switches
Use Scenario: High-speed packet capture and timestamping in 10G/25G test equipment using Xilinx Versal or Intel Agilex FPGAs. IC Role / Device Role / Timing Role: Dual-frequency clock generator synchronizing PCIe Gen4 root complex and 10G MAC interfaces. Use Value: Eliminates need for separate oscillators and reduces board area by 40% while maintaining <100 fs inter-channel skew.	Use Scenario: Precision clocking for IEEE 1588v2 PTP grandmaster clocks in managed Layer 3 switches. IC Role / Device Role / Timing Role: Temperature-stable reference for hardware timestamping engines and servo-controlled PLLs. Use Value: ±20 ppm stability and ±8.5 ppm aging ensure sub-microsecond time accuracy over 10-year field deployment without recalibration.

SONET/SDH Line Cards

PON Optical Line Terminals

Use Scenario: Synchronous Ethernet timing recovery in OC-192/STM-64 line interface modules.

IC Role / Device Role / Timing Role: Primary VCXO providing ESG-compliant clock for framers and SERDES with dual-rate support for payload mapping.

Use Value: Enables seamless switchover between 156.25 MHz (OTU2) and 125 MHz (GFP-F) rates without external multiplexing or layout changes.

Use Scenario: Clock source for burst-mode upstream transmission in GPON/XG-PON OLT PHY layers.

IC Role / Device Role / Timing Role: Low-jitter reference for TDMA slot alignment and burst preamble generation.

Use Value: Sub-0.5 ps phase jitter ensures <1 ns timing uncertainty across 20 km fiber spans, meeting ITU-T G.984.3/G.987.3 jitter masks.

FPGA-Based Protocol Analyzers

Industrial Ethernet Switches

Use Scenario: High-speed packet capture and timestamping in 10G/25G test equipment using Xilinx Versal or Intel Agilex FPGAs.

IC Role / Device Role / Timing Role: Dual-frequency clock generator synchronizing PCIe Gen4 root complex and 10G MAC interfaces.

Use Value: Eliminates need for separate oscillators and reduces board area by 40% while maintaining <100 fs inter-channel skew.

Use Scenario: Precision clocking for IEEE 1588v2 PTP grandmaster clocks in managed Layer 3 switches.

IC Role / Device Role / Timing Role: Temperature-stable reference for hardware timestamping engines and servo-controlled PLLs.

Use Value: ±20 ppm stability and ±8.5 ppm aging ensure sub-microsecond time accuracy over 10-year field deployment without recalibration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-frequency VCXO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si516CEB000213AAG	Same package and pinout; identical 3.3 V LVDS output but programmed for 156.25 MHz / 100 MHz pair.	Lower second frequency reduces suitability for 125 MHz-based SerDes lanes (e.g., CPRI, eCPRI).	Select only if 100 MHz secondary rate aligns with system PHY layer requirements.
Si53204-A06729-GM	Multi-output clock generator (4 LVDS outputs), not a VCXO; lacks analog Vc tuning and FS pin functionality.	Requires external DAC and control logic to emulate dual-frequency switching; higher BOM cost and layout complexity.	Choose when multi-clock domain synchronization (e.g., CPU + DDR + PCIe) outweighs need for analog tuning simplicity.

Compared with Si516CEB000213AAG and Si53204-A06729-GM, the 516CEB000163AAG uniquely delivers factory-trimmed 156.25/125 MHz switching with analog Vc control in a drop-in 5×7 mm LVDS package-ideal for space-constrained telecom timing where dual-rate agility and jitter-critical performance are non-negotiable.

Availability

516CEB000163AAG is available at Aetrix Electronics and suitable for SONET/SDH line cards, PON optical line terminals, and FPGA-based protocol analyzers requiring stable component supply, short lead times (<2 weeks), and RoHS-compliant packaging.

Supply support for 516CEB000163AAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, mobile, infrastructure, and timing solutions with >30 years of oscillator design heritage.

The Si516 product line delivers programmable, high-stability VCXOs for telecom, datacom, and broadcast video systems where dual-frequency agility, ultra-low jitter, and rapid customization are essential.

FAQ

What are the exact factory-programmed frequencies of the 516CEB000163AAG?

The 516CEB000163AAG is factory-configured for two precise output frequencies: 156.25 MHz and 125 MHz. These values are permanently stored in the device's NVM and cannot be altered post-manufacture. The FS pin selects between them-logic low chooses 125 MHz, logic high selects 156.25 MHz-as confirmed by Skyworks' part number lookup utility and datasheet Figure 2.

Does the 516CEB000163AAG support both CMOS and LVDS outputs?

No-the 516CEB000163AAG is specifically configured for LVDS output only, as indicated by the second option code 'E' in its part number (per datasheet Table on page 14). It does not support CMOS, LVPECL, or HCSL outputs. Attempting to use it with CMOS load conditions will violate output voltage specifications and degrade jitter performance.

What is the control voltage tuning slope (Kv) of the 516CEB000163AAG?

The 516CEB000163AAG has a Kv of 120 ppm/V, corresponding to ordering code 'E' in the second option field. This value is fixed at factory programming and applies across the full control voltage range (0.1×VDD to 0.9×VDD). Measured Kv variation is ±10%, ensuring predictable frequency pulling behavior in closed-loop PLL designs.

Can the 516CEB000163AAG operate at 2.5 V supply voltage?

No-the 516CEB000163AAG is specified exclusively for 3.3 V operation (±10%), as denoted by option code 'E' (3.3 V LVDS) in its part number. Supplying 2.5 V will result in undefined behavior, failure to meet startup time (≤10 ms), or violation of LVDS output voltage levels (1.13–1.33 V common mode). Use Si516CEG000163AAG for 2.5 V LVDS variants.

Is the 516CEB000163AAG pin-compatible with other Si516 variants in the same package?

Yes-all Si516 devices in the 5 × 7 mm 6-pin package share identical pinout and mechanical footprint, including 516CEB000163AAG. Pin functions (Vc, FS, GND, CLK+, CLK−, VDD) remain consistent across output formats and supply voltages, enabling direct substitution in layouts designed for the 5 × 7 mm variant-provided electrical interface (LVDS vs. LVPECL) and supply voltage match system requirements.

516CEB000163AAG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si516

Package/Case:: 6-SMD, No Lead

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: VCXO

Frequency - Output 1:: 26.973027MHz, 27MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: CMOS

Voltage - Supply:: 3.3V

Frequency Stability:: ±20ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 29mA

Ratings:: -

Size / Dimension:: 0.276" L x 0.197" W (7.00mm x 5.00mm)

Height:: 0.071" (1.80mm)

Supplier Device Package:: -

516CEB000163AAG FAQ

1.How can I place an order for 516CEB000163AAG through Aetrix?

Please submit a Request for Quotation (RFQ) for 516CEB000163AAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 516CEB000163AAG reliable?

The price and inventory of 516CEB000163AAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 516CEB000163AAG is usually 5 days.

3.What payment methods are accepted for 516CEB000163AAG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 516CEB000163AAG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 516CEB000163AAG?

516CEB000163AAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 516CEB000163AAG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 516CEB000163AAG?

For technical support, including 516CEB000163AAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 516CEB000163AAG requirements.

6.How does Aetrix verify that 516CEB000163AAG is sourced from the original manufacturer or authorized distributors?

All 516CEB000163AAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 516CEB000163AAG meets industry standards.

7.What is the process for return or replacement of 516CEB000163AAG?

All 516CEB000163AAG units undergo pre-shipment inspection (PSI). If there is an issue with 516CEB000163AAG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 516CEB000163AAG part is unused and in its original packaging.

Return procedure for 516CEB000163AAG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…