Skyworks Solutions Inc. 516CHA000109AAG
- Part No.:
- 516CHA000109AAG
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 6-SMD, No Lead
- Datasheet:
-
516CHA000109AAG.pdf
- Description:
- XTAL OSC VCXO 3.3V 6SMD
- Quantity:
- Payment:

- Shipping:

Inventory:4,348
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
516CHA000109AAG from Skyworks Solutions is a dual-frequency voltage-controlled crystal oscillator (VCXO) supporting 100 kHz to 250 MHz output range with factory-programmed frequencies of 156.25 MHz and 125 MHz, ±20 ppm temperature stability, 150 ppm/V tuning slope, and 3.3 V CMOS output in a 5×7 mm 6-pin package. It serves as a low-jitter, high-reliability timing source in telecom synchronization and FPGA clock generation.
For engineers reviewing the 516CHA000109AAG datasheet, 516CHA000109AAG pinout, 516CHA000109AAG application, or 516CHA000109AAG equivalent, key selection criteria include dual-frequency switching via FS pin, control voltage linearity (±1% BSL), supply noise rejection (≤4.0 ps jitter increase at 100 kHz), startup time (≤10 ms), and compatibility with SONET/SDH, PON, and broadcast video systems.
Technical Context
The 516CHA000109AAG implements an integrated PLL-based synthesizer using a fixed AT-cut fundamental-mode crystal, eliminating need for multiple crystals per frequency. Its architecture enables two user-selectable output frequencies (156.25 MHz and 125 MHz) via digital FS pin control, with programmable Kv (150 ppm/V) and APR (±100 ppm).
It features a 1:2 CMOS fanout buffer, supports tristate operation, and delivers <1.3 ps RMS period jitter (LVPECL) and <0.35 ps RMS phase jitter (CMOS, 1.875–20 MHz integration). The device operates across –40°C to +85°C with 2.97–3.63 V supply and exhibits 100 kΩ Vc input impedance and 10 kHz modulation bandwidth.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequencies | 156.25 MHz and 125 MHz - factory-configured dual outputs selectable via FS pin |
| Output Format | CMOS - single-ended, 3.3 V logic levels with 0.85×VDD VOH and 0.15×VDD VOL |
| Tuning Slope (Kv) | 150 ppm/V - enables precise frequency adjustment over 0.1–0.9×VDD control voltage range |
| Temperature Stability | ±20 ppm - guaranteed over full –40°C to +85°C operating range |
| Aging (10-year) | ±8.5 ppm - ensures long-term frequency accuracy without recalibration |
| Startup Time | ≤10 ms - time from VDD stabilization to output within spec, critical for power-cycled systems |
| Supply Noise Rejection | ≤4.0 ps added jitter at 100 kHz - maintains low jitter in noisy power environments |
Pinout & Package
516CHA000109AAG uses a 5×7 mm, 6-pin surface-mount package (JEDEC MO-220, variant VDGA) with standard footprint per Figure 3 and Table 14. Pin 1 is marked by a circle (0.5 mm diameter) on top marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Vc | Control voltage input - accepts 0.1–0.9×VDD analog tuning signal; 100 kΩ input impedance |
| 2 | FS | Frequency select - logic high selects 156.25 MHz, logic low selects 125 MHz |
| 3 | GND | Electrical and case ground - reference for all signals and power return path |
| 4 | CLK | CMOS clock output - single-ended, 3.3 V compatible, 0.6–1.2 ns rise/fall time (15 pF load) |
| 5 | NC | No connect - must remain unconnected; no internal circuitry attached |
| 6 | VDD | Power supply - 3.3 V ±10%, supplies core and output buffer; 24–29 mA typical current draw |
Key Features
| Feature | Design Value |
|---|---|
| Dual-frequency selection | Hardware-switched between 156.25 MHz and 125 MHz via FS pin-enables dynamic clock domain switching without firmware intervention |
| AT-cut crystal architecture | Fixed fundamental-mode resonator-delivers superior mechanical robustness and <±8.5 ppm 10-year aging vs. overtone or MEMS alternatives |
| 1% control voltage linearity | BSL (best straight-line) error ≤±1%-ensures predictable, monotonic frequency tuning across full Vc range |
| High PSRR | ≤4.0 ps added jitter from 100 kHz supply noise-simplifies power filtering in dense PCB layouts |
| Short lead time | Factory-programmed configuration shipped in <2 weeks-eliminates NRE and custom oscillator delays |
Applications
| SONET/SDH Line Cards | PON Optical Line Terminals |
|---|---|
Use Scenario: Synchronous optical network equipment requiring precise 155.52 MHz and 125 MHz reference clocks for framer and PHY layers. IC Role / Device Role / Timing Role: Dual-frequency VCXO providing primary timing reference with FS pin enabling hitless switchover between primary and backup line rates. Use Value: Eliminates need for two discrete oscillators and associated layout area; ±20 ppm stability meets GR-1244-CORE requirements. | Use Scenario: Passive optical network OLTs synchronizing upstream burst-mode receivers and downstream continuous-mode transmitters. IC Role / Device Role / Timing Role: Low-jitter clock source generating 156.25 MHz GPON downstream and 125 MHz EPON upstream timing references. Use Value: 150 ppm/V Kv and ±100 ppm APR support precise wavelength locking; <0.35 ps phase jitter ensures clean eye diagrams. |
| Broadcast Video Equipment | FPGA-Based Test Instruments |
Use Scenario: SDI/HD-SDI video routers and frame synchronizers needing stable 27 MHz and 74.25 MHz clocks for pixel and serial data recovery. IC Role / Device Role / Timing Role: Dual-output VCXO delivering SMPTE-compliant timing with sub-picosecond jitter performance. Use Value: CMOS output drives multiple fanout loads directly; ±8.5 ppm aging prevents drift-induced video artifacts over 10-year field life. | Use Scenario: High-speed digital pattern generators and logic analyzers requiring reconfigurable clock sources for multi-rate interface testing. IC Role / Device Role / Timing Role: Programmable timing engine enabling rapid test setup changes between PCIe Gen3 (125 MHz) and Ethernet (156.25 MHz) protocols. Use Value: Hardware FS control allows real-time clock switching during test execution-no software reload or PLL lock delay. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-frequency VCXO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si515ACA000109AAG | Single-frequency VCXO (156.25 MHz only); same package, supply, and jitter specs | Lacks FS pin and second frequency-suitable only where dual output is unnecessary | Select when system requires only one clock and cost reduction is prioritized over flexibility |
| DS3205Z-156.25M | Single-output, ±0.1 ppm TCXO; no Vc tuning, higher stability, no FS functionality | Used in GPS-disciplined or oven-controlled timing applications-not tunable or dual-frequency | Choose for ultra-stable reference where environmental compensation outweighs tuning needs |
Compared with Si515ACA000109AAG and DS3205Z-156.25M, the 516CHA000109AAG uniquely combines dual-frequency hardware switching, 150 ppm/V analog tuning, and sub-0.35 ps CMOS phase jitter-making it optimal for multi-protocol, dynamically reconfigurable timing systems.
Availability
516CHA000109AAG is available at Aetrix Electronics and suitable for SONET/SDH line cards, PON optical line terminals, and broadcast video equipment requiring stable component supply, short lead times (<2 weeks), and factory-programmed dual-frequency precision.
Supply support for 516CHA000109AAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.
The Si516 product line delivers programmable, low-jitter timing devices targeting telecom infrastructure, optical networking, and high-performance computing where dual-frequency agility and supply noise immunity are critical.
FAQ
What are the exact factory-programmed frequencies for 516CHA000109AAG?
The 516CHA000109AAG is configured with two precise output frequencies: 156.25 MHz (selected when FS = 1) and 125 MHz (selected when FS = 0). These values are permanently programmed into the device at Skyworks' factory and cannot be modified in-system. Both frequencies comply with ITU-T G.8262 EEC-2 specifications for synchronous equipment clocks and are validated across the full –40°C to +85°C operating range. The 516CHA000109AAG datasheet confirms these frequencies in the ordering information section and electrical specifications tables.
Does 516CHA000109AAG support LVDS or LVPECL output formats?
No, the 516CHA000109AAG is specifically configured for CMOS output format, as indicated by the "C" in the 1st option code of its part number. While the broader Si516 family supports LVPECL, LVDS, HCSL, and dual CMOS variants, this exact variant (516CHA000109AAG) has CMOS single-ended outputs only. Attempting to use it in LVDS or LVPECL circuits would result in incompatible voltage levels and drive strength. For differential outputs, engineers should select alternate part numbers such as 516BAA000109AAG (LVDS) or 516AAA000109AAG (LVPECL).
What is the absolute pull range (APR) and tuning slope (Kv) for 516CHA000109AAG?
The 516CHA000109AAG has a minimum absolute pull range (APR) of ±100 ppm and a tuning slope (Kv) of 150 ppm/V, as specified by the "A" in the 2nd option code. This means the output frequency can be adjusted by ±100 ppm around each nominal frequency (156.25 MHz and 125 MHz) using a control voltage ranging from 0.1×VDD to 0.9×VDD. The 150 ppm/V slope ensures linear, predictable tuning behavior with ≤±1% BSL linearity, verified across temperature and supply variations per Table 2 in the official datasheet.
How does the FS pin function on 516CHA000109AAG?
The FS (Frequency Select) pin on the 516CHA000109AAG is a digital input that selects between its two factory-programmed frequencies: applying logic high (VIH ≥ 0.80×VDD) selects 156.25 MHz, while logic low (VIL ≤ 0.20×VDD) selects 125 MHz. The internal pull-up resistor (45 kΩ) ensures default selection of the higher frequency if left unconnected. Switching occurs within 10 ms (settling time tFRQ), with no glitch or runt pulses observed on the CLK output. This hardware-based selection eliminates software overhead and enables deterministic clock domain transitions in real-time systems.
Is 516CHA000109AAG RoHS-compliant and what package does it use?
Yes, the 516CHA000109AAG is Pb-free and RoHS-compliant per EU Directive 2011/65/EU, with gold-over-nickel contact pads and JEDEC-standard 5×7 mm, 6-pin surface-mount package (outline per Figure 3 and Table 14). This package supports standard reflow profiles per J-STD-020E, including peak temperature of 260°C for 20–40 seconds. The device is supplied in tape-and-reel format (indicated by final "R" in part number), and its land pattern dimensions (C1 = 4.20 mm, E = 2.54 mm, X1 = 1.55 mm, Y1 = 1.95 mm) are documented in Figure 4 and Table 15 of the datasheet.
516CHA000109AAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si516
- Package/Case:
- 6-SMD, No Lead
- Packaging:
- Strip
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- VCXO
- Frequency - Output 1:
- 74.175824MHz, 74.25MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- CMOS
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 29mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
516CHA000109AAG FAQ
1.How can I place an order for 516CHA000109AAG through Aetrix?
Please submit a Request for Quotation (RFQ) for 516CHA000109AAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 516CHA000109AAG reliable?
The price and inventory of 516CHA000109AAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 516CHA000109AAG is usually 5 days.
3.What payment methods are accepted for 516CHA000109AAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 516CHA000109AAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 516CHA000109AAG?
516CHA000109AAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 516CHA000109AAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 516CHA000109AAG?
For technical support, including 516CHA000109AAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 516CHA000109AAG requirements.
6.How does Aetrix verify that 516CHA000109AAG is sourced from the original manufacturer or authorized distributors?
All 516CHA000109AAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 516CHA000109AAG meets industry standards.
7.What is the process for return or replacement of 516CHA000109AAG?
All 516CHA000109AAG units undergo pre-shipment inspection (PSI). If there is an issue with 516CHA000109AAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 516CHA000109AAG part is unused and in its original packaging.
Return procedure for 516CHA000109AAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
516CHA000109AAG Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
