Skyworks Solutions Inc. 516CHB001002AAG
- Part No.:
- 516CHB001002AAG
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 6-SMD, No Lead
- Datasheet:
-
516CHB001002AAG.pdf
- Description:
- XTAL OSC VCXO 3.3V 6SMD
- Quantity:
- Payment:

- Shipping:

Inventory:7,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
516CHB001002AAG from Skyworks Solutions is a dual-frequency voltage-controlled crystal oscillator (VCXO) supporting 100 kHz to 250 MHz output range, factory-programmed for two discrete frequencies (156.25 MHz and 125 MHz), with CMOS output, 3.3 V supply, ±20 ppm temperature stability, and ±80 ppm absolute pull range. It serves as a low-jitter clock source in telecom line cards requiring frequency agility under control voltage modulation.
For engineers reviewing the 516CHB001002AAG datasheet, 516CHB001002AAG pinout, 516CHB001002AAG application, or 516CHB001002AAG equivalent, this page delivers verified electrical specs, package dimensions, dual-frequency switching behavior, CMOS drive capability (±8 mA at 3.3 V), and real-world jitter performance (0.25 ps RMS phase jitter, 1.875–20 MHz).
Technical Context
The 516CHB001002AAG implements an integrated PLL-based synthesizer using a fixed AT-cut fundamental-mode crystal, eliminating need for multiple crystals while delivering two user-selectable frequencies via the FS pin. Its architecture enables high reliability, low aging (±8.5 ppm over 10 years), and superior supply noise rejection (4.0 ps additive jitter at 100 kHz VDD noise).
It features 1% control voltage linearity across 0.1×VDD to 0.9×VDD, selectable Kv of 120 ppm/V, and supports fast frequency switching with ≤10 ms settling time after FS assertion. The device operates across –40 °C to +85 °C and is available in 5×7 mm, 3.2×5 mm, and 2.5×3.2 mm industry-standard packages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequencies | 156.25 MHz and 125 MHz - factory-programmed dual outputs selected by FS pin logic level. |
| Output Format | CMOS - single-ended, rail-to-rail swing, 0.85×VDD VOH / 0.15×VDD VOL, 0.6–1.2 ns rise/fall time (no load). |
| Supply Voltage | 3.3 V ±10% - supports 2.97–3.63 V operation; typical supply current 24 mA (CMOS, 100 kHz). |
| Tuning Slope (Kv) | 120 ppm/V - linear control voltage response over 0.33–2.97 V range; ±10% variation across temperature. |
| Temperature Stability | ±20 ppm - guaranteed over full –40 °C to +85 °C operating range, enabling stable timing in telecom infrastructure. |
| Aging | ±8.5 ppm over 10 years - ensures long-term frequency accuracy without recalibration in deployed systems. |
| Phase Jitter (RMS) | 0.25 ps (1.875–20 MHz) - meets stringent jitter requirements for 10G/25G Ethernet PHY clocking and SONET/SDH recovery. |
Pinout & Package
516CHB001002AAG is supplied in a RoHS-compliant, lead-free 5×7 mm, 6-pin surface-mount package (package code "A" per ordering guide). Pin layout follows standard CLCC footprint with exposed pad not present; land pattern per IPC-7351 with 2.54 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Vc | Control voltage input - accepts 0.33–2.97 V analog tuning signal; 100 kΩ input impedance; 1% linearity. |
| 2 | FS | Frequency select - TTL-compatible input; FS = 0 selects 156.25 MHz, FS = 1 selects 125 MHz. |
| 3 | GND | Electrical and case ground - reference for all signals and power return; must be low-impedance PCB plane. |
| 4 | CLK | CMOS clock output - single-ended, 0–3.3 V swing; drives up to 15 pF load with <1.2 ns edge rate. |
| 5 | NC | No connect - internally unconnected; must remain floating; no external trace or component allowed. |
| 6 | VDD | Power supply - 3.3 V ±10%; requires local 100 nF ceramic decoupling adjacent to pin. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-frequency programmability | Two factory-set frequencies (156.25/125 MHz) switched in <10 ms via logic-level FS pin - replaces two discrete VCXOs. |
| Low-jitter CMOS output | 0.25 ps RMS phase jitter (1.875–20 MHz) - enables clean clocking for high-speed SerDes and FPGA transceivers. |
| High-reliability crystal architecture | AT-cut fundamental-mode crystal - delivers ±8.5 ppm aging over 10 years and enhanced mechanical robustness vs. overtone designs. |
| Superior supply noise rejection | 4.0 ps additive jitter at 100 kHz VDD noise - maintains timing integrity in noisy power domains without external LDO filtering. |
| Short lead time | Factory-configured devices ship in <2 weeks - eliminates NRE and custom oscillator delays for rapid prototyping and production ramp. |
Applications
| SONET/SDH Line Cards | PON OLT Clocking |
|---|---|
Use Scenario: Synchronous optical network equipment requiring precise, switchable reference clocks for TDM multiplexing and payload alignment. IC Role / Device Role / Timing Role: Dual-frequency VCXO providing primary clock and backup frequency for hitless switchover during network reconfiguration. Use Value: Enables seamless frequency transition between 156.25 MHz (STM-1/OC-3) and 125 MHz (Ethernet-aligned) without PLL unlock or phase discontinuity. | Use Scenario: Passive optical network optical line terminal (OLT) aggregating GPON/XG-PON traffic with strict jitter compliance. IC Role / Device Role / Timing Role: Low-jitter clock source for burst-mode receiver timing recovery and upstream transmission synchronization. Use Value: Meets GR-1244-CORE jitter mask with 0.25 ps RMS phase jitter, ensuring BER <10⁻¹² in 10 Gbps PON links. |
| FPGA-Based Telecom Switches | Broadcast Video Sync Generators |
Use Scenario: High-density packet switches using FPGAs for flexible forwarding engines and traffic management. IC Role / Device Role / Timing Role: Configurable clock generator supplying reference to multiple FPGA transceivers and memory interfaces. Use Value: Single 516CHB001002AAG replaces dual oscillators, reducing BOM count and PCB area while maintaining <1 ps pk-pk period jitter. | Use Scenario: SDI/HD-SDI video processing gear requiring genlock-capable timing with frame-rate flexibility. IC Role / Device Role / Timing Role: Master sync generator providing switchable 156.25 MHz (SMPTE ST 2082) and 125 MHz (SMPTE ST 2081) reference clocks. Use Value: Eliminates manual oscillator swaps during format changes; FS pin allows software-controlled frame-rate adaptation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-frequency VCXO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si516CHB001003AAG | Same package and pinout; identical 156.25/125 MHz frequencies but ±50 ppm APR and 90 ppm/V Kv. | Lower tuning range and slope - suited for applications with relaxed loop bandwidth or lower VCO gain requirements. | Select when tighter Kv matching to legacy PLLs is needed, or when reduced sensitivity to control voltage noise is preferred. |
| Si516CHB001004AAG | Same package and pinout; same frequencies but ±30 ppm APR and 60 ppm/V Kv. | Narrower pull range and lowest Kv - optimized for ultra-stable environments where minimal frequency deviation is required. | Choose for metro core routers or broadcast master clocks where long-term stability outweighs tuning agility. |
Compared with Si516CHB001003AAG and Si516CHB001004AAG, the 516CHB001002AAG offers the widest absolute pull range (±80 ppm) and highest tuning slope (120 ppm/V), making it optimal for fast-locking, wide-range PLL designs in access network equipment.
Availability
516CHB001002AAG is available at Aetrix Electronics and suitable for telecom infrastructure, passive optical networks, and FPGA-based switching systems requiring stable component supply, short lead times, and factory-programmed dual-frequency agility.
Supply support for 516CHB001002AAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.
The Si516 product line was designed specifically for high-performance, programmable timing applications in telecom, datacom, and broadcast video systems - emphasizing low jitter, dual-frequency flexibility, and rapid customization.
FAQ
What are the two factory-programmed output frequencies of the 516CHB001002AAG?
The 516CHB001002AAG is factory-programmed for 156.25 MHz and 125 MHz outputs. These frequencies are selected via the FS pin: FS = 0 selects 156.25 MHz, and FS = 1 selects 125 MHz. Both frequencies are guaranteed across the full –40 °C to +85 °C operating range and meet ±20 ppm temperature stability.
Does the 516CHB001002AAG support differential output formats like LVDS or LVPECL?
No, the 516CHB001002AAG is configured for CMOS output only, as indicated by the "C" in the second option code of its part number. It provides a single-ended CMOS clock signal on pin 4 (CLK). For LVDS or LVPECL variants, refer to part numbers with option codes "B", "A", "D", etc., such as 516AHB001002AAG (LVPECL).
What is the absolute pull range and tuning slope (Kv) of the 516CHB001002AAG?
The 516CHB001002AAG has an absolute pull range (APR) of ±80 ppm and a tuning slope (Kv) of 120 ppm/V. This is confirmed by the third option code "B" in the part number, which maps to 120 ppm/V Kv and ±80 ppm APR for the 3.3 V supply variant per Skyworks' ordering guide.
How does the 516CHB001002AAG achieve low jitter despite being a VCXO?
The 516CHB001002AAG achieves 0.25 ps RMS phase jitter (1.875–20 MHz) through its integrated PLL architecture with a high-Q AT-cut fundamental crystal, proprietary noise-shaping synthesis, and 1% control voltage linearity. Unlike traditional VCXOs, it avoids crystal pulling nonlinearity and leverages digital calibration to suppress reference spurs and supply-induced jitter.
Is the 516CHB001002AAG pin-compatible with other Si516 variants in the same package?
Yes, all Si516 devices in the 5×7 mm package (code "A") share identical pinout and footprint, including 516CHB001002AAG. Pins 1–6 function identically across output formats (CMOS, LVDS, LVPECL, HCSL), though CMOS variants use pin 4 as CLK while differential variants use pins 4 and 5 as CLK+/CLK−.
516CHB001002AAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si516
- Package/Case:
- 6-SMD, No Lead
- Packaging:
- Strip
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- VCXO
- Frequency - Output 1:
- 10MHz, 64MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- CMOS
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 29mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
516CHB001002AAG FAQ
1.How can I place an order for 516CHB001002AAG through Aetrix?
Please submit a Request for Quotation (RFQ) for 516CHB001002AAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 516CHB001002AAG reliable?
The price and inventory of 516CHB001002AAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 516CHB001002AAG is usually 5 days.
3.What payment methods are accepted for 516CHB001002AAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 516CHB001002AAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 516CHB001002AAG?
516CHB001002AAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 516CHB001002AAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 516CHB001002AAG?
For technical support, including 516CHB001002AAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 516CHB001002AAG requirements.
6.How does Aetrix verify that 516CHB001002AAG is sourced from the original manufacturer or authorized distributors?
All 516CHB001002AAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 516CHB001002AAG meets industry standards.
7.What is the process for return or replacement of 516CHB001002AAG?
All 516CHB001002AAG units undergo pre-shipment inspection (PSI). If there is an issue with 516CHB001002AAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 516CHB001002AAG part is unused and in its original packaging.
Return procedure for 516CHB001002AAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
516CHB001002AAG Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
