Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Oscillators

Skyworks Solutions Inc. 531FC125M000DG

Name: 531FC125M000DG
Brand: Skyworks Solutions Inc.
SKU: 531FC125M000DG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 531FC125M000DG

Manufacturer:: Skyworks Solutions Inc.

Category:: Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 531FC125M000DG.pdf

Description:: XTAL OSC XO 125.0000MHZ LVDS SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:162

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

531FC125M000DG from Skyworks Solutions is a factory-programmed, low-jitter crystal oscillator (XO) delivering 125.000 MHz output in LVDS format with ±7 ppm temperature stability and 3.3 V supply. It uses DSPLL® synthesis for superior supply noise rejection and operates across –40 to +85 °C in telecom and networking clocking applications.

For engineers reviewing the 531FC125M000DG datasheet, 531FC125M000DG pinout, 531FC125M000DG application, or 531FC125M000DG equivalent, this page provides verified pin functions, jitter performance (0.36 ps RMS, 12 kHz–20 MHz), LVDS output levels (1.125–1.275 V mid-level), OE polarity (active-high), and package dimensions (5 × 7 mm, 6-pad).

Technical Context

The 531FC125M000DG implements third-generation DSPLL® circuitry to synthesize 125 MHz from a fixed internal crystal, eliminating frequency-specific crystals while maintaining ±7 ppm temp stability and <0.5 ps RMS phase jitter. Its architecture enables high supply noise rejection and fast 10 ms power-up time.

This Si531-series XO features LVDS differential outputs (CLK+/CLK−), active-high output enable (OE) on pin 1, and a 5 × 7 mm surface-mount package with industry-standard 6-pin layout. It supports tristate mode with 60–75 mA quiescent current and complies with J-STD-020C MSL1 reflow profiles.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Frequency	125.000 MHz - precisely factory-configured; no external programming required.
Output Format	LVDS - differential signaling with 0.5–0.9 VPP swing and 45–55% duty cycle for noise immunity.
Frequency Stability	±7 ppm over –40 to +85 °C - ensures timing accuracy in industrial-grade environments.
Phase Jitter (RMS)	0.36 ps (12 kHz–20 MHz) - meets OC-48 SONET/SDH requirements for serial data recovery.
Supply Voltage	3.3 V (2.97–3.63 V) - compatible with standard logic rails; includes internal regulation.
Operating Temp	–40 to +85 °C - qualified per MIL-STD-883 for shock, vibration, and thermal cycling.
Package	5 × 7 mm, 6-pad SMD - industry-standard footprint; RoHS-compliant, gold-over-nickel pads.

Pinout & Package

531FC125M000DG uses the Si531-series 6-pin, 5 × 7 mm surface-mount package with exposed pad (not electrically connected). Pin 1 is OE (active-high), pins 4 and 5 are differential LVDS outputs (CLK+, CLK−), pin 3 is GND, and pin 6 is VDD. Pin 2 is NC.

Pin/Terminal	Circuit Role	Design Meaning
1	OE	Active-high output enable; internally pulled up to VDD via 17 kΩ resistor; drives outputs to high-impedance when low.
2	NC	No connection - must remain unconnected per datasheet; not bonded or functional.
3	GND	Electrical and case ground reference; requires low-inductance PCB connection for jitter control.
4	CLK+	LVDS positive output; 100 Ω differential termination required; mid-level 1.125–1.275 V.
5	CLK−	LVDS complementary output; paired with CLK+ for balanced differential signaling.
6	VDD	3.3 V power supply input; bypass capacitor (0.1 µF + 10 µF) required near pin for noise suppression.

Key Features

Feature	Design Value
DSPLL® Synthesis	Enables 125 MHz generation from fixed crystal - eliminates custom crystal procurement and aging variability.
LVDS Output Interface	Provides 0.7 VPP typical differential swing with <350 ps rise/fall - optimized for FPGA/ASIC clock inputs.
±7 ppm Temp Stability	Guarantees frequency deviation ≤ ±7 ppm across full –40 to +85 °C range - exceeds telecom-grade requirements.
10 ms Power-Up Time	Delivers stable 125 MHz within 10 ms of VDD application - suitable for hot-plug and power-gated systems.
Tristate Mode Support	OE pin controls output state without external logic - reduces BOM count and simplifies clock gating.

Applications

SONET/SDH Line Cards	10G/25G Ethernet Switches
Use Scenario: Timing reference for framer, mapper, and SERDES in OC-192/STM-64 line cards. IC Role / Device Role / Timing Role: Primary low-jitter clock source for synchronous digital hierarchy transport layers. Use Value: 0.36 ps RMS phase jitter ensures bit error rate <1e−12 under OC-192 (50 kHz–80 MHz integration).	Use Scenario: Reference clock for multi-port 10GBase-KR and 25GBase-KR PHYs in data center switches. IC Role / Device Role / Timing Role: LVDS-compatible system clock feeding FPGA transceivers and retimers. Use Value: ±7 ppm stability maintains link alignment across temperature swings without PLL relock.
FPGA-Based Video Processing	Test & Measurement Instruments
Use Scenario: Pixel clock generation for 4K60 HDMI/DisplayPort video pipelines in broadcast encoders. IC Role / Device Role / Timing Role: High-accuracy, low-phase-noise clock for image sensor interfaces and pixel FIFOs. Use Value: 125 MHz output matches common video sampling rates; LVDS drive strength supports >15 cm trace lengths.	Use Scenario: Timebase reference in digital oscilloscopes and arbitrary waveform generators. IC Role / Device Role / Timing Role: Stable frequency source for time interval analyzers and sampling clock synthesis. Use Value: 0.36 ps RMS jitter minimizes timebase uncertainty; ±7 ppm drift avoids recalibration during extended runs.

SONET/SDH Line Cards

10G/25G Ethernet Switches

Use Scenario: Timing reference for framer, mapper, and SERDES in OC-192/STM-64 line cards.

IC Role / Device Role / Timing Role: Primary low-jitter clock source for synchronous digital hierarchy transport layers.

Use Value: 0.36 ps RMS phase jitter ensures bit error rate <1e−12 under OC-192 (50 kHz–80 MHz integration).

Use Scenario: Reference clock for multi-port 10GBase-KR and 25GBase-KR PHYs in data center switches.

IC Role / Device Role / Timing Role: LVDS-compatible system clock feeding FPGA transceivers and retimers.

Use Value: ±7 ppm stability maintains link alignment across temperature swings without PLL relock.

FPGA-Based Video Processing

Test & Measurement Instruments

Use Scenario: Pixel clock generation for 4K60 HDMI/DisplayPort video pipelines in broadcast encoders.

IC Role / Device Role / Timing Role: High-accuracy, low-phase-noise clock for image sensor interfaces and pixel FIFOs.

Use Value: 125 MHz output matches common video sampling rates; LVDS drive strength supports >15 cm trace lengths.

Use Scenario: Timebase reference in digital oscilloscopes and arbitrary waveform generators.

IC Role / Device Role / Timing Role: Stable frequency source for time interval analyzers and sampling clock synthesis.

Use Value: 0.36 ps RMS jitter minimizes timebase uncertainty; ±7 ppm drift avoids recalibration during extended runs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si530FC125M000DG	Si530-series variant with identical frequency, LVDS output, and ±7 ppm stability but OE on pin 2 (not pin 1); same 5×7 mm package.	Requires PCB layout revision due to OE pin relocation - not drop-in compatible.	Select only if redesigning for Si530 footprint or requiring CMOS/LVPECL variants in same family.
AK2-125.000MHZ-E	Fixed-frequency LVDS XO at 125 MHz, ±20 ppm stability, 3.3 V, 5×7 mm - no DSPLL; higher 0.62 ps RMS jitter (12 kHz–20 MHz).	Suitable for non-SONET applications where jitter margin >0.5 ps is acceptable.	Choose for cost-sensitive designs where ±20 ppm stability and relaxed jitter meet system specs.

Compared with 531FC125M000DG, the Si530FC125M000DG shares electrical specs but differs in OE pin location, requiring layout change; AK2-125.000MHZ-E trades DSPLL advantages (jitter, stability) for lower cost and simpler architecture.

Availability

531FC125M000DG is available at Aetrix Electronics and suitable for SONET/SDH line cards, 10G/25G Ethernet switches, and FPGA-based video processing systems requiring stable component supply, long-lifecycle support, and guaranteed RoHS compliance.

Supply support for 531FC125M000DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog technologies.

The Si530/531 family was designed to replace traditional XOs with programmable, low-jitter alternatives for high-speed communications infrastructure, enabling any-rate frequency synthesis without custom crystals.

FAQ

What is the output format and voltage level of the 531FC125M000DG?

The 531FC125M000DG delivers LVDS differential outputs (CLK+, CLK−) with a nominal mid-level of 1.20 V and differential swing of 0.5–0.9 VPP. It operates from a 3.3 V supply (2.97–3.63 V), and its LVDS interface meets ANSI TIA/EIA-644-A specifications for noise immunity and signal integrity.

Does the 531FC125M000DG require external configuration or programming after soldering?

No. The 531FC125M000DG is fully factory-programmed with 125.000 MHz output, LVDS format, ±7 ppm temperature stability, and active-high OE polarity. No post-manufacture configuration, I²C commands, or ClockBuilder Pro software is needed - it powers up ready for use.

What is the phase jitter performance of the 531FC125M000DG, and over what offset range is it specified?

The 531FC125M000DG achieves 0.36 ps RMS phase jitter integrated from 12 kHz to 20 MHz, meeting OC-48 requirements. For OC-192 compliance, jitter is 0.34 ps RMS over 50 kHz to 80 MHz - verified per Table 4 in the official Skyworks datasheet Rev. 1.5.

How is the output enable (OE) function implemented on the 531FC125M000DG?

The 531FC125M000DG implements OE on pin 1 as an active-high control with an internal 17 kΩ pullup to VDD. When OE = 0 V, outputs enter high-impedance tristate; when OE ≥ 0.75 × VDD, outputs drive normally. No external pullup is required.

Is the 531FC125M000DG compatible with standard 5 × 7 mm PCB land patterns?

Yes. The 531FC125M000DG uses the industry-standard 5 × 7 mm, 6-pad outline per Skyworks Figure 2 and Table 12. Recommended land pattern dimensions (C1 = 4.20 mm, E = 2.54 mm, X1 = 1.55 mm, Y1 = 1.95 mm) align with IPC-7351 guidelines and JEDEC J-STD-020C reflow profiles.

531FC125M000DG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si531

Package/Case:: 6-SMD, No Lead

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency:: 125 MHz

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 2.5V

Frequency Stability:: ±7ppm

Absolute Pull Range (APR):: -

Operating Temperature:: -40°C ~ 85°C

Spread Spectrum Bandwidth:: -

Current - Supply (Max):: 98mA

Ratings:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 4-VDFN (3.2x2.5)

Size / Dimension:: 0.276" L x 0.197" W (7.00mm x 5.00mm)

Height - Seated (Max):: 0.071" (1.80mm)

531FC125M000DG FAQ

1.How can I place an order for 531FC125M000DG through Aetrix?

Please submit a Request for Quotation (RFQ) for 531FC125M000DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 531FC125M000DG reliable?

The price and inventory of 531FC125M000DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 531FC125M000DG is usually 5 days.

3.What payment methods are accepted for 531FC125M000DG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 531FC125M000DG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 531FC125M000DG?

531FC125M000DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 531FC125M000DG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 531FC125M000DG?

For technical support, including 531FC125M000DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 531FC125M000DG requirements.

6.How does Aetrix verify that 531FC125M000DG is sourced from the original manufacturer or authorized distributors?

All 531FC125M000DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 531FC125M000DG meets industry standards.

7.What is the process for return or replacement of 531FC125M000DG?

All 531FC125M000DG units undergo pre-shipment inspection (PSI). If there is an issue with 531FC125M000DG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 531FC125M000DG part is unused and in its original packaging.

Return procedure for 531FC125M000DG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…