Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 532FA000957DGR

Name: 532FA000957DGR
Brand: Skyworks Solutions Inc.
SKU: 532FA000957DGR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 532FA000957DGR

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 532FA000957DGR.pdf

Description:: XTAL OSC XO 2.5V 6SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:7,132

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

532FA000957DGR from Skyworks Solutions is a dual-frequency, factory-programmed crystal oscillator (XO) with DSPLL® clock synthesis, delivering two selectable output frequencies in the 10 MHz to 945 MHz range. It features LVPECL output, 2.5 V supply, ±20 ppm temperature stability, and operates across –40 °C to +85 °C - used for FPGA clock generation, SD/HD video timing, and networking equipment.

For engineers reviewing the 532FA000957DGR datasheet, 532FA000957DGR pinout, 532FA000957DGR application, or 532FA000957DGR equivalent, this part supports frequency selection via FS pin, output enable control, low-jitter performance (<0.40 ps RMS phase jitter), and industry-standard 5 × 7 mm 6-pin package compatibility.

Technical Context

The 532FA000957DGR implements third-generation DSPLL® architecture to synthesize two precise output frequencies from a single internal fixed-crystal reference, enabling high-frequency operation without custom crystals. Its dual-frequency capability is controlled by the FS pin, with tristate output enabled via OE.

It integrates on-chip power regulation and supply-noise rejection optimized for noisy communication system environments. The device supports LVPECL output levels (VOD = 1.1–1.9 VPP, mid-level = VDD – 1.42 V), 10 ms powerup time, and 10 ms settling after FS toggling - all specified under 2.5 V supply at –40 °C to +85 °C.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequency	Two factory-set frequencies in 10–945 MHz range; FS pin selects between them
Output Format	LVPECL: differential swing 1.1–1.9 VPP, mid-level referenced to VDD – 1.42 V
Supply Voltage	2.5 V option: operates stably from 2.25 V to 2.75 V; typical IDD = 111 mA (LVPECL enabled)
Frequency Stability	±20 ppm total stability over –40 °C to +85 °C including aging and temp drift
Phase Jitter (RMS)	0.26–0.37 ps (50 kHz–80 MHz offset, OC-192 mask) for >500 MHz outputs
Package	Industry-standard 5 × 7 mm, 6-pad surface-mount package with exposed pad thermal path
Operating Temp	–40 °C to +85 °C ambient; junction limited to 125 °C; MSL1 moisture sensitivity

Pinout & Package

532FA000957DGR uses a 6-pin, 5 × 7 mm surface-mount package with exposed thermal pad (non-electrical). Pin 1 is marked by dot orientation; pins are arranged in single row (1–3 left side, 4–6 right side top view).

Pin/Terminal	Circuit Role	Design Meaning
1 (FS)	Frequency Select Input	Logic input with 17 kΩ pull-up to VDD; FS = 0 selects first frequency, FS = 1 selects second
2 (OE)	Output Enable Input	Logic input with 17 kΩ pull-up to VDD; OE = 0 disables outputs (tristate), OE = 1 enables
3 (GND)	Electrical & Case Ground	Common reference for all signals and power; connects to PCB ground plane and thermal pad
4 (CLK+)	Differential Clock Output (+)	LVPECL-compatible active output; requires 50 Ω termination to VDD – 2.0 V
5 (CLK–)	Differential Clock Output (–)	Complementary LVPECL output; paired with CLK+ for balanced signaling
6 (VDD)	Power Supply Input	2.5 V nominal supply; decoupling capacitor required near pin for noise suppression

Key Features

Feature	Design Value
Dual-frequency selection	Two factory-programmed frequencies selected dynamically via FS pin - no reprogramming needed
DSPLL® jitter reduction	0.25–0.40 ps RMS phase jitter (12 kHz–20 MHz) enables OC-48/OC-192 compliance
Fixed internal crystal	Eliminates need for external frequency-specific crystals; improves long-term reliability and aging (<±3 ppm/year)
Supply noise immunity	DSPLL architecture provides superior rejection of VDD ripple - critical in dense digital systems
Standardized footprint	5 × 7 mm 6-pin layout matches industry XO footprints - simplifies board reuse and sourcing

Applications

SONET/SDH Line Cards	High-Definition Video Equipment
Use Scenario: Timing recovery and frame synchronization in OC-48/OC-192 line interface modules. IC Role / Device Role / Timing Role: Primary clock source for SERDES and framer ICs requiring sub-0.5 ps RMS jitter. Use Value: Meets GR-1244-CORE jitter masks with 0.26 ps RMS (50 kHz–80 MHz) - avoids costly external jitter cleaners.	Use Scenario: Pixel clock generation for 1080p60 and 4K30 video encoders/decoders. IC Role / Device Role / Timing Role: Dual-frequency XO supplying separate pixel and reference clocks via FS pin toggling. Use Value: Enables seamless format switching (e.g., 74.25 MHz ↔ 148.5 MHz) without clock glitching or PLL relock delay.
Network Switch ASIC Clocking	FPGA-Based Test Instrumentation
Use Scenario: Low-jitter clock distribution to multi-gigabit Ethernet PHYs and packet processors. IC Role / Device Role / Timing Role: System master clock feeding multiple clock domains with deterministic skew control. Use Value: 0.37 ps RMS phase jitter ensures <10⁻¹² BER in 25 Gbps NRZ links - meets IEEE 802.3by spec margins.	Use Scenario: Reconfigurable sampling clock for high-speed digital pattern generators and logic analyzers. IC Role / Device Role / Timing Role: Programmable reference clock supporting multiple test standards (e.g., PCIe Gen3 ↔ USB 3.0). Use Value: Factory-configured dual frequencies eliminate need for external synthesizers - reduces BOM count and layout area.

SONET/SDH Line Cards

High-Definition Video Equipment

Use Scenario: Timing recovery and frame synchronization in OC-48/OC-192 line interface modules.

IC Role / Device Role / Timing Role: Primary clock source for SERDES and framer ICs requiring sub-0.5 ps RMS jitter.

Use Value: Meets GR-1244-CORE jitter masks with 0.26 ps RMS (50 kHz–80 MHz) - avoids costly external jitter cleaners.

Use Scenario: Pixel clock generation for 1080p60 and 4K30 video encoders/decoders.

IC Role / Device Role / Timing Role: Dual-frequency XO supplying separate pixel and reference clocks via FS pin toggling.

Use Value: Enables seamless format switching (e.g., 74.25 MHz ↔ 148.5 MHz) without clock glitching or PLL relock delay.

Network Switch ASIC Clocking

FPGA-Based Test Instrumentation

Use Scenario: Low-jitter clock distribution to multi-gigabit Ethernet PHYs and packet processors.

IC Role / Device Role / Timing Role: System master clock feeding multiple clock domains with deterministic skew control.

Use Value: 0.37 ps RMS phase jitter ensures <10⁻¹² BER in 25 Gbps NRZ links - meets IEEE 802.3by spec margins.

Use Scenario: Reconfigurable sampling clock for high-speed digital pattern generators and logic analyzers.

IC Role / Device Role / Timing Role: Programmable reference clock supporting multiple test standards (e.g., PCIe Gen3 ↔ USB 3.0).

Use Value: Factory-configured dual frequencies eliminate need for external synthesizers - reduces BOM count and layout area.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-frequency XO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332A-D-GM	Programmable multi-output clock generator (not XO); requires external configuration EEPROM; higher integration but longer startup	Used where >2 outputs or dynamic frequency changes are needed; not drop-in replacement	Select only if system requires I²C reconfiguration or >2 clock outputs - adds complexity vs. fixed 532FA000957DGR
AK212-01-2500-01	Fixed dual-frequency XO (100/125 MHz only); no FS pin; CMOS output; 3.3 V only; ±25 ppm stability	Limited to two specific frequencies; no voltage/frequency flexibility; lower jitter tolerance	Consider only for cost-sensitive, single-purpose designs with static 100/125 MHz requirement - lacks 532FA000957DGR's programmability and stability

Compared with Si5332A-D-GM and AK212-01-2500-01, the 532FA000957DGR delivers factory-programmed dual-frequency agility with minimal design overhead, superior ±20 ppm stability, and guaranteed sub-0.4 ps jitter - making it optimal for production-ready telecom and video platforms needing zero-configuration timing.

Availability

532FA000957DGR is available at Aetrix Electronics and suitable for SONET/SDH line cards, HD video encoders, and network switch ASIC clocking requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.

Supply support for 532FA000957DGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.

The Si532 family is designed as a high-reliability, dual-frequency XO platform targeting communications infrastructure, broadcast video, and test equipment where jitter, stability, and rapid time-to-market are critical.

FAQ

What output frequencies are programmed into the 532FA000957DGR?

The 532FA000957DGR is factory-programmed with two specific frequencies within the 10–945 MHz range, determined by its six-digit frequency code "000957". Per Skyworks' ordering convention, this code maps to defined lower and upper frequencies - exact values are provided in the shipped device's certificate of conformance and can be verified using Skyworks' ClockBuilder Pro tool. The 532FA000957DGR does not support field reprogramming.

Does the 532FA000957DGR support LVDS or CMOS output formats?

No, the 532FA000957DGR is configured exclusively for LVPECL output, as indicated by the "F" in its part number (per Skyworks' ordering matrix: "F" = 2.5 V, LVPECL, high-polarity OE). It does not support LVDS or CMOS outputs - those require different variants such as 532FBxxxxx (LVDS) or 532FCxxxxx (CMOS). Attempting to use non-LVPECL termination will violate signal integrity specs.

How is frequency selection implemented on the 532FA000957DGR?

Frequency selection on the 532FA000957DGR is performed using the FS (Frequency Select) pin (Pin 1), which has an internal 17 kΩ pull-up to VDD. Driving FS low (0 V) selects the first factory-programmed frequency; driving FS high (~2.5 V) selects the second. No external resistor is needed, and transitions settle in ≤10 ms - enabling real-time clock domain switching in systems like video format changers.

What is the power-up behavior of the 532FA000957DGR?

Upon power application, the 532FA000957DGR requires ≤10 ms to stabilize and begin delivering valid clock output (tOSC), assuming VDD reaches regulation and OE is asserted high. During this interval, outputs remain inactive until lock is achieved. If OE is held low during power-up, outputs stay tristated until OE is released - ensuring glitch-free initialization in synchronized systems.

Is the 532FA000957DGR compliant with lead-free and RoHS requirements?

Yes, the 532FA000957DGR is Pb-free and RoHS-compliant, as confirmed by its "R" suffix (Tape & Reel) and "+" mark on the top-side marking per Skyworks' Si532 Mark Specification. It meets JEDEC J-STD-020C MSL1 rating and supports Pb-free reflow profiles with peak temperature of 260 °C for 20–40 seconds - fully compatible with standard SMT assembly lines.

532FA000957DGR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si532

Package/Case:: 6-SMD, No Lead

Packaging:: Tape & Reel (TR)

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 120MHz, 125MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 2.5V

Frequency Stability:: ±50ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 98mA

Ratings:: -

Size / Dimension:: 0.276" L x 0.197" W (7.00mm x 5.00mm)

Height:: 0.071" (1.80mm)

Supplier Device Package:: -

532FA000957DGR FAQ

1.How can I place an order for 532FA000957DGR through Aetrix?

Please submit a Request for Quotation (RFQ) for 532FA000957DGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 532FA000957DGR reliable?

The price and inventory of 532FA000957DGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 532FA000957DGR is usually 5 days.

3.What payment methods are accepted for 532FA000957DGR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 532FA000957DGR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 532FA000957DGR?

532FA000957DGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 532FA000957DGR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 532FA000957DGR?

For technical support, including 532FA000957DGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 532FA000957DGR requirements.

6.How does Aetrix verify that 532FA000957DGR is sourced from the original manufacturer or authorized distributors?

All 532FA000957DGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 532FA000957DGR meets industry standards.

7.What is the process for return or replacement of 532FA000957DGR?

All 532FA000957DGR units undergo pre-shipment inspection (PSI). If there is an issue with 532FA000957DGR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 532FA000957DGR part is unused and in its original packaging.

Return procedure for 532FA000957DGR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…