My Inquiry
My Account
Skyworks Solutions Inc. 533AA000403DGR
- Part No.:
- 533AA000403DGR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 6-SMD, No Lead
- Datasheet:
-
533AA000403DGR.pdf
- Description:
- XTAL OSC XO 3.3V 6SMD
- Quantity:
- Payment:
- Shipping:
Inventory:5,414
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
533AA000403DGR from Skyworks Solutions is a dual-frequency, factory-programmed crystal oscillator (XO) with DSPLL® clock synthesis, delivering two selectable output frequencies between 10 MHz and 945 MHz (or select frequencies up to 1.4 GHz), ±7 ppm temperature stability, 3.3 V supply, and LVPECL output. It serves as a low-jitter timing source in high-speed communication systems requiring frequency agility without crystal swaps.
For engineers reviewing the 533AA000403DGR datasheet, 533AA000403DGR pinout, 533AA000403DGR application, or 533AA000403DGR equivalent, key selection criteria include dual-frequency switching via FS pin, ±7 ppm total stability over –40 to +85 °C, LVPECL output drive capability, 0.25 ps RMS phase jitter (12 kHz–20 MHz, >500 MHz), and industry-standard 5 × 7 mm 6-pin package compatibility.
Technical Context
The 533AA000403DGR implements third-generation DSPLL® architecture with a fixed internal crystal reference, enabling precise fractional-N synthesis for two user-defined frequencies. Frequency selection is controlled by the FS pin (pin 2), while OE (pin 1) enables/disables outputs with internal 17 kΩ pull-up to VDD.
It supports LVPECL output with differential swing of 1.1–1.9 VPP, mid-level at VDD – 1.25 to VDD – 1.42 V, and operates across –40 to +85 °C ambient with 10 ms power-up time and 10 ms settling after FS transition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequency | Two factory-programmed frequencies in 10–945 MHz range (specific values encoded in part number) |
| Temperature Stability | ±7 ppm over –40 to +85 °C - ensures tight timing margin in telecom and networking equipment |
| Phase Jitter (RMS) | 0.25 ps typical (12 kHz–20 MHz, >500 MHz) - meets OC-48/SONET jitter compliance |
| Supply Voltage | 3.3 V (2.97–3.63 V) - compatible with standard logic rails and noise-tolerant power domains |
| Output Format | LVPECL - provides fast edge rates and noise immunity for high-speed SerDes interfaces |
| Package | 5 × 7 mm, 6-pin surface-mount - industry-standard footprint with 2.54 mm pin pitch |
| Enable Control | OE pin (pin 1) active-high with internal 17 kΩ pull-up - simplifies board-level control without external biasing |
Pinout & Package
533AA000403DGR uses an industry-standard 6-pin, 5 × 7 mm surface-mount package with exposed pad thermal design (θJA = 84.6 °C/W). Pin 1 is marked with a dot; pins are arranged in single-row configuration with 2.54 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable | Active-high control: drives outputs to high-impedance state when low; internal 17 kΩ pull-up to VDD |
| 2 (FS) | Frequency Select | Selects between two factory-programmed frequencies: FS = 0 → f0, FS = 1 → f1; internal 17 kΩ pull-up to VDD |
| 3 (GND) | Ground | Common electrical and case ground reference for all signals and power return |
| 4 (CLK+) | Differential Output+ | LVPECL true output; requires 50 Ω termination to VDD – 2.0 V |
| 5 (CLK–) | Differential Output– | LVPECL complementary output; used with CLK+ for balanced signaling |
| 6 (VDD) | Power Supply | 3.3 V supply input; bypass capacitor recommended near pin for noise suppression |
Key Features
| Feature | Design Value |
|---|---|
| Dual-frequency selection | Hardware-switched between two factory-programmed frequencies using a single digital pin (FS), eliminating need for reconfiguration firmware or external PLLs |
| DSPLL® jitter performance | 0.25 ps RMS phase jitter (12 kHz–20 MHz) enables reliable operation in OC-48/SDH and 10G Ethernet clock recovery paths |
| Fixed internal crystal | Eliminates crystal aging variability and mechanical sensitivity - delivers ±3 ppm first-year aging and ±10 ppm over 20-year life |
| LVPECL output drive | 1.1–1.9 VPP differential swing with <350 ps rise/fall time supports direct interface to FPGA transceivers and ASIC clock inputs |
| Supply noise rejection | DSPLL architecture provides superior PSRR - maintains low jitter even under 50 mVPP supply ripple common in dense PCB layouts |
Applications
| SONET/SDH Line Cards | 10G/25G Ethernet Switches |
|---|---|
Use Scenario: Timing recovery and distribution in OC-192/STM-64 line interface modules with dual-rate support (e.g., 622.08 MHz and 1244.16 MHz). IC Role / Device Role / Timing Role: Primary low-jitter clock source for SERDES CDR circuits and framer ICs. Use Value: Meets GR-1244-CORE jitter mask with 0.26 ps RMS (50 kHz–80 MHz) - avoids costly external jitter cleaners. | Use Scenario: Providing reference clocks to multiple switch ASICs and PHYs operating at different line rates (e.g., 156.25 MHz for management and 312.5 MHz for data path). IC Role / Device Role / Timing Role: Dual-output timing engine enabling rate-flexible port provisioning without hardware change. Use Value: FS pin toggling allows dynamic reconfiguration of switch fabric clock domains during link training or failover. |
| FPGA-Based Video Processing | High-Density Networking Routers |
Use Scenario: Synchronizing HD/4K video frame buffers and pixel clocks in broadcast-grade encoder/decoder boards. IC Role / Device Role / Timing Role: Low-phase-noise clock generator for HDMI 2.0/DisplayPort 1.4 PHYs and video processing pipelines. Use Value: –144 dBc/Hz phase noise at 1 MHz offset (622.08 MHz LVPECL) prevents visible timing artifacts in real-time video streams. | Use Scenario: Clocking multi-core network processors and packet buffer controllers in modular router line cards. IC Role / Device Role / Timing Role: System-level timing hub distributing synchronized clocks across CPU, memory, and I/O subsystems. Use Value: ±7 ppm stability ensures deterministic packet latency across temperature cycling - critical for PTP and IEEE 1588 time synchronization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-frequency XO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si534/Si535 Series | Higher integration: includes integrated VCXO, programmable output formats, and I²C configuration; larger 7 × 5 mm package | Supports dynamic frequency tuning and spread-spectrum modulation - suited for EMI-sensitive consumer electronics | Choose Si534/Si535 only if runtime reprogramming or multi-format flexibility is required; 533AA000403DGR offers lower cost and simpler layout for fixed dual-frequency use. |
| AK20E-010000A10 | Single-output XO with ±10 ppm stability; no FS pin or dual-frequency capability; identical 5 × 7 mm LVPECL package | Limited to static clocking - cannot support frequency-agile protocols like OTN G.709 or flexible Ethernet | Use AK20E-010000A10 only for cost-sensitive, single-rate applications where frequency switching is unnecessary. |
Compared with Si534/Si535, the 533AA000403DGR trades configurability for lower BOM count and reduced software overhead; versus AK20E-010000A10, it adds hardware-based dual-frequency agility essential for next-gen transport and packet-processing systems.
Availability
533AA000403DGR is available at Aetrix Electronics and suitable for SONET/SDH line cards, 10G/25G Ethernet switches, and FPGA-based video processing systems requiring stable component supply, long-lifecycle support, and RoHS-compliant timing solutions.
Supply support for 533AA000403DGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management technologies.
The Si533 family is designed specifically for high-reliability, dual-frequency clock generation in communications infrastructure - emphasizing low jitter, factory-programmable flexibility, and robust thermal performance in compact 5 × 7 mm packages.
FAQ
What output frequencies are programmed into the 533AA000403DGR?
The 533AA000403DGR has two factory-programmed frequencies determined by its six-digit configuration code "000403". Per Skyworks' ordering convention, this code corresponds to specific frequencies within the 10–945 MHz band (e.g., 125 MHz and 156.25 MHz or similar pair); exact values are defined at shipment and documented in the device's certificate of conformance. The 533AA000403DGR does not support field reprogramming - frequencies are immutable after manufacturing.
Does the 533AA000403DGR support CMOS output format?
No, the 533AA000403DGR does not support CMOS output. Its part number suffix "A" indicates LVPECL output format with 3.3 V supply and high-true OE polarity. CMOS is only available on variants with option codes C, G, J, P, T, or V per the Si533 ordering guide. Using the 533AA000403DGR with CMOS loads would violate output voltage and drive specifications and is not supported.
How is frequency selection implemented on the 533AA000403DGR?
Frequency selection on the 533AA000403DGR is performed via the FS (Frequency Select) pin (pin 2). When FS = 0, the device outputs its first programmed frequency (f₀); when FS = 1, it outputs the second (f₁). The FS pin includes an internal 17 kΩ pull-up resistor to VDD, so a logic-low signal must be actively driven. Transition settling time is ≤10 ms, and no external components are required for basic switching.
What is the total frequency stability specification for the 533AA000403DGR?
The 533AA000403DGR has ±7 ppm temperature stability (option code "C") and ±3 ppm first-year aging, resulting in a total stability of ±20 ppm over its operational lifetime (–40 to +85 °C). This value is confirmed in Table 2 of the datasheet and applies to the full temperature range and aging period - no derating or additional margining is needed for compliant system-level timing budgets.
Can the 533AA000403DGR be used in automotive applications?
The 533AA000403DGR is specified for industrial temperature range (–40 to +85 °C) and qualified per MIL-STD-883 mechanical tests, but it is not AEC-Q200 qualified and lacks automotive-specific screening, burn-in, or failure reporting. Skyworks does not recommend or guarantee the 533AA000403DGR for automotive safety-critical or chassis-mounted applications. For automotive use, consult Skyworks' automotive-qualified timing portfolio instead.
533AA000403DGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si533
- Package/Case:
- 6-SMD, No Lead
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 644.53125MHz, 698.81233MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVPECL
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±50ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 121mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
533AA000403DGR FAQ
1.How can I place an order for 533AA000403DGR through Aetrix?
Please submit a Request for Quotation (RFQ) for 533AA000403DGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 533AA000403DGR reliable?
The price and inventory of 533AA000403DGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 533AA000403DGR is usually 5 days.
3.What payment methods are accepted for 533AA000403DGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 533AA000403DGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 533AA000403DGR?
533AA000403DGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 533AA000403DGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 533AA000403DGR?
For technical support, including 533AA000403DGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 533AA000403DGR requirements.
6.How does Aetrix verify that 533AA000403DGR is sourced from the original manufacturer or authorized distributors?
All 533AA000403DGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 533AA000403DGR meets industry standards.
7.What is the process for return or replacement of 533AA000403DGR?
All 533AA000403DGR units undergo pre-shipment inspection (PSI). If there is an issue with 533AA000403DGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 533AA000403DGR part is unused and in its original packaging.
Return procedure for 533AA000403DGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
533AA000403DGR Tags
-
ASEMDHC-L-R
Abracon LLC
-
513FCA000270AAG
Skyworks Solutions Inc.
-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
2x1,6x0,9.JPG)
-
AMPDAFI-A09T
Abracon LLC
3,2x2,5x0,9.JPG)
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC
-
DSC6021CI2A-009TT
Microchip Technology
-
DSC6021CI2A-009UT
Microchip Technology
-
DSC6021CI2A-009WT
Microchip Technology
-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
