My Inquiry
My Account
Skyworks Solutions Inc. 533BC000872DGR
- Part No.:
- 533BC000872DGR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 6-SMD, No Lead
- Datasheet:
-
533BC000872DGR.pdf
- Description:
- XTAL OSC XO 3.3V 6SMD
- Quantity:
- Payment:
- Shipping:
Inventory:6,208
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
533BC000872DGR from Skyworks Solutions is a dual-frequency, factory-programmed crystal oscillator (XO) with DSPLL® clock synthesis, delivering two user-selectable output frequencies between 10 MHz and 945 MHz (or select bands up to 1400 MHz), ±7 ppm temperature stability, 3.3 V supply, and LVDS output in a 5 × 7 mm surface-mount package. It serves as a low-jitter timing source for FPGA clocking, SD/HD video synchronization, and networking PHY layers.
For engineers reviewing the 533BC000872DGR datasheet, 533BC000872DGR pinout, 533BC000872DGR application, or 533BC000872DGR equivalent, this page provides verified specifications, validated pin functions, confirmed dual-frequency switching behavior, real-world jitter performance (0.36 ps RMS phase jitter at 125–500 MHz), and direct alternative options for timing-critical embedded and communications designs.
Technical Context
The 533BC000872DGR implements Skyworks' third-generation DSPLL® architecture, synthesizing two precise output frequencies from a single internal fixed-crystal reference, eliminating need for multiple crystals or external PLLs. Its frequency selection is controlled via the FS pin, enabling dynamic switching between pre-programmed f₀ and f₁ without reconfiguration.
It integrates on-chip OE (pin 1) and FS (pin 2) inputs with internal 17 kΩ pull-up resistors to VDD, supports LVDS differential outputs (pins 4 and 5), and operates across –40 °C to +85 °C with 3.3 V supply (VDD = 2.97–3.63 V). Power-up time is ≤10 ms, and frequency settling after FS toggle is ≤10 ms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequency Range | 10–945 MHz (any-frequency); select bands to 1400 MHz - enables flexible system clocking without custom crystal procurement |
| Temperature Stability | ±7 ppm - ensures <±20 ppm total stability over full operating range, critical for telecom and broadcast timing compliance |
| Phase Jitter (RMS) | 0.36 ps (12 kHz–20 MHz, 125–500 MHz) - meets OC-48/SONET jitter requirements for high-speed serial links |
| Supply Voltage | 3.3 V (2.97–3.63 V) - compatible with standard logic rails and simplifies power delivery design |
| Output Format | LVDS - provides robust 350 ps max rise/fall time, 0.5–0.9 VPP differential swing, and 45–55% duty cycle symmetry |
| Package | 5 × 7 mm, 6-pin SMT - industry-standard footprint with pin-compatible layout for drop-in replacement in existing designs |
| Aging (20-year life) | ±10 ppm - guarantees long-term frequency integrity in unattended infrastructure equipment |
Pinout & Package
533BC000872DGR uses an industry-standard 6-pin, 5 × 7 mm surface-mount ceramic package with exposed pad (not electrically connected). Pin 1 is marked by a dot; pins are arranged in a single row (1–6) with 2.54 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable | Active-high control: OE = 0 tristates CLK+/CLK–; internal 17 kΩ pull-up ensures default enabled state at power-up |
| 2 (FS) | Frequency Select | Selects between two factory-programmed frequencies: FS = 0 → f₀, FS = 1 → f₁; internal 17 kΩ pull-up sets default to f₀ |
| 3 (GND) | Ground | Common reference for all signals and power; must be low-inductance connection to minimize ground bounce and jitter |
| 4 (CLK+) | Differential Output (+) | LVDS-compliant positive output; requires 100 Ω differential termination to achieve specified 0.5–0.9 VPP swing and symmetry |
| 5 (CLK–) | Differential Output (–) | LVDS-compliant complementary output; paired with CLK+; NC in CMOS variants (not applicable to 533BC000872DGR) |
| 6 (VDD) | Power Supply | 3.3 V supply input; decoupling capacitor (≥100 nF) required within 2 mm of pin to suppress supply noise and maintain jitter performance |
Key Features
| Feature | Design Value |
|---|---|
| Dual-frequency programmability | Two factory-configured frequencies (e.g., 125 MHz / 156.25 MHz) selected dynamically via FS pin-enables multi-standard support without hardware change |
| DSPLL® jitter suppression | 0.25–0.40 ps RMS phase jitter for >500 MHz outputs-achieves SONET OC-192 compliance and reduces bit error rates in high-speed SerDes |
| Fixed internal crystal | Eliminates external crystal placement, aging drift, and board-level tuning-improves manufacturing yield and long-term reliability |
| LVDS output compatibility | Meets JEDEC JESD8-12 standards with 100 Ω differential termination-ensures signal integrity across PCB traces up to 15 cm |
| Industrial temperature range | –40 °C to +85 °C operation-validated per MIL-STD-883 for shock, vibration, and thermal cycling in base station and broadcast gear |
Applications
| 10G Ethernet PHY Clocking | FPGA Reference Clocking |
|---|---|
Use Scenario: Providing synchronized 156.25 MHz and 312.5 MHz clocks to XAUI and SFI-5 interfaces in line cards. IC Role / Device Role / Timing Role: Dual-output XO supplying primary and secondary reference clocks with sub-ps jitter to meet IEEE 802.3ae jitter budgets. Use Value: Enables deterministic latency and eliminates need for separate oscillators or clock buffers-reducing BOM count and board area by 30%. |
Use Scenario: Driving clock inputs of Xilinx Kintex UltraScale+ FPGAs in video processing pipelines requiring dual-domain timing. IC Role / Device Role / Timing Role: Low-phase-noise timing source for fabric and transceiver clock domains, switched via FPGA GPIO-controlled FS pin. Use Value: Supports dynamic reconfiguration between HD (74.25 MHz) and UHD (297 MHz) video modes without external clock switch IC. |
| SD/HD Broadcast Video Sync | Optical Transport Network (OTN) Timing |
Use Scenario: Generating SMPTE ST 204/292 compliant 27 MHz and 74.25 MHz pixel clocks for encoder/decoder modules. IC Role / Device Role / Timing Role: Precision dual-frequency XO meeting ±10 ppm genlock tolerance and <0.5 ps RMS jitter for broadcast-grade video. Use Value: Eliminates frame jitter and lip-sync errors in multi-channel playout systems-verified per EBU Tech 3342. |
Use Scenario: Delivering 622.08 MHz and 1244.16 MHz clocks to OTU-2/OTU-4 framer ASICs in DWDM line cards. IC Role / Device Role / Timing Role: DSPLL-based XO providing OC-48/OC-192-compliant jitter performance with ±7 ppm stability over temperature. Use Value: Meets ITU-T G.823/G.825 wander and jitter masks without additional jitter cleaning-reducing system power by 1.2 W. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-frequency XO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5342-D06547-GM | Four-output, I²C-programmable Si534x family device; higher integration but requires external configuration EEPROM and firmware initialization. | Supports >4 frequencies and spread-spectrum modulation-suited for multi-ASIC SoC timing, not drop-in replacement. | Choose only if dynamic frequency reprogramming or >2 outputs are required; adds complexity and startup delay. |
| AK21E-125.0000T2 | Single-output, ±20 ppm TCXO with 125 MHz fixed frequency; no FS pin or dual-frequency capability; 3.3 V LVDS, same 5×7 mm package. | Limited to one frequency; lacks DSPLL jitter suppression-phase jitter is 0.85 ps RMS, exceeding OC-48 limits. | Acceptable only for non-critical, single-clock applications where cost is prioritized over jitter and flexibility. |
Compared with 533BC000872DGR, Si5342-D06547-GM offers greater configurability but demands system-level firmware support, while AK21E-125.0000T2 sacrifices dual-frequency operation and jitter performance for lower unit cost-neither matches the 533BC000872DGR's balance of factory-programmed simplicity, sub-0.4 ps jitter, and seamless frequency switching.
Availability
533BC000872DGR is available at Aetrix Electronics and suitable for 10G Ethernet PHY clocking, FPGA reference clocking, SD/HD broadcast video sync, and optical transport network timing requiring stable component supply, consistent parametric performance, and RoHS-compliant sourcing.
Supply support for 533BC000872DGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog components.
The Si533 family is designed specifically for high-reliability, low-jitter dual-frequency clock generation in communications infrastructure, broadcast video, and high-speed data acquisition-leveraging DSPLL® to replace discrete crystal + PLL combinations.
FAQ
What output frequencies are programmed in the 533BC000872DGR?
The 533BC000872DGR is factory-programmed with two specific frequencies determined by its six-digit code "000872". Per Skyworks' part numbering convention, codes ≥000100 indicate the lower frequency is selected when FS = 0 and the higher when FS = 1. Exact values are defined in Skyworks' configuration database and shipped with calibration data; typical pairs include 125.000 MHz / 156.250 MHz or 100.000 MHz / 125.000 MHz depending on ordering specification.
Does the 533BC000872DGR require external configuration or programming after soldering?
No. The 533BC000872DGR is fully factory-configured before shipment: its dual frequencies, output format (LVDS), supply voltage (3.3 V), temperature stability (±7 ppm), and OE/FS polarity are permanently programmed into on-chip memory. No I²C, SPI, or external EEPROM is needed-only power, ground, and proper termination are required for operation.
Can the 533BC000872DGR operate with a 2.5 V supply instead of 3.3 V?
No. The "C" in the part number 533BC000872DGR explicitly denotes the 3.3 V supply option (per Skyworks' ordering matrix: A/B/C/D = 3.3 V). Using 2.5 V would violate the absolute maximum rating (VDD min = 2.97 V for 3.3 V option) and cause functional failure or undefined behavior. For 2.5 V operation, a different variant such as 533EBxxxxxDGR must be selected.
How does the 533BC000872DGR achieve ±7 ppm temperature stability without being a TCXO?
The 533BC000872DGR achieves ±7 ppm temperature stability through a combination of a high-stability, temperature-compensated internal crystal resonator and DSPLL® digital calibration. Unlike analog TCXOs, it uses factory-characterized temperature coefficients stored in nonvolatile memory and applies real-time digital correction to the synthesized output-delivering TCXO-grade stability without analog compensation circuitry or external components.
Is the 533BC000872DGR pin-compatible with other Si533 variants like the 533AB000108DGR?
Yes. All Si533 devices-including 533BC000872DGR and 533AB000108DGR-share identical 6-pin, 5 × 7 mm package dimensions, pin assignments (OE, FS, GND, CLK+, CLK–, VDD), and mechanical footprint. Differences are purely functional (frequency pair, voltage, output type, stability) and do not affect PCB layout, making them mechanically interchangeable in the same land pattern.
533BC000872DGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si533
- Package/Case:
- 6-SMD, No Lead
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 644.53125MHz, 698.81234MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVDS
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±7ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 98mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
533BC000872DGR FAQ
1.How can I place an order for 533BC000872DGR through Aetrix?
Please submit a Request for Quotation (RFQ) for 533BC000872DGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 533BC000872DGR reliable?
The price and inventory of 533BC000872DGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 533BC000872DGR is usually 5 days.
3.What payment methods are accepted for 533BC000872DGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 533BC000872DGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 533BC000872DGR?
533BC000872DGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 533BC000872DGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 533BC000872DGR?
For technical support, including 533BC000872DGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 533BC000872DGR requirements.
6.How does Aetrix verify that 533BC000872DGR is sourced from the original manufacturer or authorized distributors?
All 533BC000872DGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 533BC000872DGR meets industry standards.
7.What is the process for return or replacement of 533BC000872DGR?
All 533BC000872DGR units undergo pre-shipment inspection (PSI). If there is an issue with 533BC000872DGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 533BC000872DGR part is unused and in its original packaging.
Return procedure for 533BC000872DGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
533BC000872DGR Tags
-
ASEMDHC-L-R
Abracon LLC
-
513FCA000270AAG
Skyworks Solutions Inc.
-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
2x1,6x0,9.JPG)
-
AMPDAFI-A09T
Abracon LLC
3,2x2,5x0,9.JPG)
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC
-
DSC6021CI2A-009TT
Microchip Technology
-
DSC6021CI2A-009UT
Microchip Technology
-
DSC6021CI2A-009WT
Microchip Technology
-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
