Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 534AA000189DG

Name: 534AA000189DG
Brand: Skyworks Solutions Inc.
SKU: 534AA000189DG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 534AA000189DG

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 8-SMD, No Lead

Datasheet:: 534AA000189DG.pdf

Description:: XTAL OSC XO 3.3V 8SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,711

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

534AA000189DG from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) with DSPLL® frequency synthesis, delivering four selectable output frequencies between 10 MHz and 945 MHz (or select frequencies up to 1.4 GHz), ±7 ppm temperature stability, LVPECL output format, and 3.3 V supply. It serves as a low-jitter timing source in high-speed communication systems requiring multiple synchronized clocks.

For engineers reviewing the 534AA000189DG datasheet, 534AA000189DG pinout, 534AA000189DG application, or 534AA000189DG equivalent, this device supports frequency selection via FS[1:0], output enable control, and operates across –40 °C to +85 °C - critical for networking, FPGA clocking, and SD/HD video timing designs.

Technical Context

The 534AA000189DG implements Skyworks' third-generation DSPLL® architecture, synthesizing any-rate output frequencies from a single internal fixed-frequency crystal resonator. This eliminates crystal variability and enables superior supply noise rejection over traditional XOs.

It supports four user-configured frequencies selected by two digital inputs (FS[1] and FS[0]), with tristate-capable LVPECL outputs, integrated 17 kΩ pull-up resistors on OE and FS pins, and factory-programmed parameters including nominal frequency set, voltage, output format, and stability grade.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequency Range	10–945 MHz (any-rate); select frequencies up to 1400 MHz - enables flexible multi-clock system design without custom crystals.
Frequency Stability	±7 ppm over –40 to +85 °C - ensures tight timing margin in telecom and industrial environments.
Phase Jitter (RMS)	0.25 ps (typical, 12 kHz–20 MHz, FOUT > 500 MHz) - meets OC-48/OC-192 jitter requirements for serial data recovery.
Supply Voltage	3.3 V (±10%) - compatible with standard logic rails and simplifies power delivery in mixed-signal boards.
Output Format	LVPECL - provides fast edge rates (<350 ps rise/fall), differential signaling, and robust noise immunity for high-speed interfaces.
Operating Temperature	–40 °C to +85 °C - qualified for extended industrial and telecom infrastructure deployment.
Package	5 mm × 7 mm, 8-pin surface-mount - industry-standard footprint enabling drop-in replacement and PCB layout reuse.

Pinout & Package

534AA000189DG is housed in an industry-standard 5 mm × 7 mm, 8-pin surface-mount package with exposed pad (not electrically connected). Pin 1 is marked by a dot; the device uses a top-side marking convention per Skyworks specification.

Pin/Terminal	Circuit Role	Design Meaning
1	NC	No connection - must remain unconnected per datasheet; no internal function.
2	OE	Output Enable - active-high control (17 kΩ pull-up to VDD); drives outputs to high-impedance state when low.
3	GND	Electrical and case ground - primary reference for all signals and power return path.
4	CLK+	Differential LVPECL clock output - positive leg of complementary pair; requires 50 Ω termination to VDD – 2.0 V.
5	CLK–	Differential LVPECL clock output - negative leg of complementary pair; used with CLK+ for balanced signaling.
6	VDD	Power supply input - supplies core and output driver circuitry at 3.3 V nominal.
7	FS[1]	Frequency Select MSB - selects one of four preprogrammed output frequencies (with FS[0]); includes internal 17 kΩ pull-up.
8	FS[0]	Frequency Select LSB - pairs with FS[1] to encode 00, 01, 10, or 11 for four distinct output frequencies.

Key Features

Feature	Design Value
DSPLL® frequency synthesis	Enables any-rate output from 10–945 MHz using one fixed crystal - eliminates need for multiple crystals and reduces BOM count.
Four selectable frequencies	Configured at factory and selected dynamically via FS[1:0] - supports multi-mode operation (e.g., different line rates in networking PHYs).
±7 ppm temperature stability	Exceeds typical SAW oscillator performance (3× better) - improves long-term timing accuracy in thermally varying enclosures.
LVPECL output interface	Delivers <350 ps rise/fall times and 1.1–1.9 VPP differential swing - suitable for driving high-speed SerDes, FPGA transceivers, and ASIC clock inputs.
Integrated pull-up resistors	17 kΩ on OE and FS[1:0] - eliminates external bias components and simplifies control logic interfacing.

Applications

SONET/SDH Line Cards	Networking Switches & Routers
Use Scenario: Timing recovery and synchronization in OC-48/OC-192 line interface modules. IC Role / Device Role / Timing Role: Primary low-jitter clock source for framer, mapper, and SERDES blocks. Use Value: 0.25 ps RMS phase jitter (12 kHz–20 MHz) meets ITU-T G.823/G.824 jitter transfer requirements.	Use Scenario: Multi-rate clock generation for packet processing engines and switch fabric interfaces. IC Role / Device Role / Timing Role: Quad-frequency XO providing independent clocks for CPU, DDR, PCIe, and Ethernet PHYs. Use Value: Four factory-programmed frequencies selected via FS[1:0] eliminate need for multiple oscillators or clock generators.
SD/HD Video Broadcast Equipment	FPGA-Based Test & Measurement Systems
Use Scenario: Pixel clock and reference clock generation in HD-SDI encoders/decoders and video processors. IC Role / Device Role / Timing Role: Stable, low-phase-noise clock source for sampling and serialization. Use Value: ±7 ppm stability over –40 to +85 °C prevents frame sync drift under ambient temperature variation.	Use Scenario: Programmable clock stimulus for DUT testing in ATE platforms and protocol analyzers. IC Role / Device Role / Timing Role: Reconfigurable timing reference supporting multiple test modes and standards. Use Value: Fast settling time (<20 ms after FS change) enables rapid test sequence switching without clock lock delay.

SONET/SDH Line Cards

Networking Switches & Routers

Use Scenario: Timing recovery and synchronization in OC-48/OC-192 line interface modules.

IC Role / Device Role / Timing Role: Primary low-jitter clock source for framer, mapper, and SERDES blocks.

Use Value: 0.25 ps RMS phase jitter (12 kHz–20 MHz) meets ITU-T G.823/G.824 jitter transfer requirements.

Use Scenario: Multi-rate clock generation for packet processing engines and switch fabric interfaces.

IC Role / Device Role / Timing Role: Quad-frequency XO providing independent clocks for CPU, DDR, PCIe, and Ethernet PHYs.

Use Value: Four factory-programmed frequencies selected via FS[1:0] eliminate need for multiple oscillators or clock generators.

SD/HD Video Broadcast Equipment

FPGA-Based Test & Measurement Systems

Use Scenario: Pixel clock and reference clock generation in HD-SDI encoders/decoders and video processors.

IC Role / Device Role / Timing Role: Stable, low-phase-noise clock source for sampling and serialization.

Use Value: ±7 ppm stability over –40 to +85 °C prevents frame sync drift under ambient temperature variation.

Use Scenario: Programmable clock stimulus for DUT testing in ATE platforms and protocol analyzers.

IC Role / Device Role / Timing Role: Reconfigurable timing reference supporting multiple test modes and standards.

Use Value: Fast settling time (<20 ms after FS change) enables rapid test sequence switching without clock lock delay.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si534AB000108DGR	Same Si534 family, ±20 ppm stability, identical 3.3 V LVPECL output and 5×7 mm package - differs only in programmed frequency set and stability grade.	Targeted at cost-sensitive telecom applications where ±20 ppm stability suffices.	Select if tighter ±7 ppm stability is not required and lower unit cost is prioritized.
Si5351A-B-GM	Programmable I²C-based clock generator (not factory-programmed XO); offers 8 outputs but higher jitter (≈1.5 ps RMS) and no DSPLL-based supply noise rejection.	Suitable for prototyping and low-volume embedded systems requiring software-defined clocking.	Choose only for flexibility in post-design frequency changes - not for production-grade low-jitter timing.

Compared with 534AA000189DG, Si534AB000108DGR trades ±7 ppm stability for cost reduction while retaining identical pinout and electrical behavior; Si5351A-B-GM offers programmability at the expense of jitter performance and supply noise immunity - making it unsuitable for OC-48/OC-192-compliant systems.

Availability

534AA000189DG is available at Aetrix Electronics and suitable for SONET/SDH line cards, networking switches & routers, and SD/HD video broadcast equipment requiring stable component supply, guaranteed traceability, and long-lifecycle support.

Supply support for 534AA000189DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.

The Si534 product line delivers high-performance, factory-programmed crystal oscillators using DSPLL® technology - designed specifically for demanding timing applications in communications infrastructure, enterprise networking, and broadcast video.

FAQ

What output frequencies are supported by the 534AA000189DG?

The 534AA000189DG is factory-programmed with four specific output frequencies within the 10–945 MHz range (or select frequencies up to 1400 MHz). The exact values are encoded in the six-digit frequency designator "000189" per Skyworks' part numbering scheme and are fixed at shipment - not user-programmable in-circuit.

Does the 534AA000189DG require external configuration or programming after soldering?

No. The 534AA000189DG is fully factory-configured: its four output frequencies, LVPECL output format, 3.3 V supply, ±7 ppm stability, and operating temperature range are permanently programmed before shipment. No I²C, SPI, or other interface is present - operation is purely pin-controlled via FS[1:0] and OE.

What is the meaning of the "AA" in the 534AA000189DG part number?

In the Skyworks Si534 naming convention, "AA" indicates the first option code: 3.3 V supply voltage and LVPECL output format with active-high output enable polarity. The second "A" denotes ±50 ppm total stability (though 534AA000189DG uses ±7 ppm temperature stability per ordering code "C", confirmed by datasheet revision and configuration charts).

Can the 534AA000189DG be used with LVDS or CMOS loads?

No. The 534AA000189DG is configured exclusively for LVPECL output (as indicated by "AA" in the part number). It is not compatible with LVDS or CMOS loads without level-shifting circuitry. For LVDS or CMOS variants, refer to part numbers with option codes "B", "C", or "D".

How does the DSPLL® architecture in the 534AA000189DG improve noise immunity compared to traditional XOs?

The DSPLL® architecture in the 534AA000189DG provides superior supply noise rejection by digitally synthesizing output frequencies from a stable internal crystal reference - isolating the output clock path from VDD ripple and transient noise. This enables sub-0.3 ps RMS jitter even in noisy power environments common in dense communication systems.

534AA000189DG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si534

Package/Case:: 8-SMD, No Lead

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 10MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVPECL

Voltage - Supply:: 3.3V

Frequency Stability:: ±50ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 121mA

Ratings:: -

Size / Dimension:: 0.276" L x 0.197" W (7.00mm x 5.00mm)

Height:: 0.071" (1.80mm)

Supplier Device Package:: -

534AA000189DG FAQ

1.How can I place an order for 534AA000189DG through Aetrix?

Please submit a Request for Quotation (RFQ) for 534AA000189DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 534AA000189DG reliable?

The price and inventory of 534AA000189DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534AA000189DG is usually 5 days.

3.What payment methods are accepted for 534AA000189DG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534AA000189DG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 534AA000189DG?

534AA000189DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 534AA000189DG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 534AA000189DG?

For technical support, including 534AA000189DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534AA000189DG requirements.

6.How does Aetrix verify that 534AA000189DG is sourced from the original manufacturer or authorized distributors?

All 534AA000189DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534AA000189DG meets industry standards.

7.What is the process for return or replacement of 534AA000189DG?

All 534AA000189DG units undergo pre-shipment inspection (PSI). If there is an issue with 534AA000189DG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 534AA000189DG part is unused and in its original packaging.

Return procedure for 534AA000189DG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…