Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 534AB000026DGR

Name: 534AB000026DGR
Brand: Skyworks Solutions Inc.
SKU: 534AB000026DGR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 534AB000026DGR

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 8-SMD, No Lead

Datasheet:: 534AB000026DGR.pdf

Description:: XTAL OSC XO 3.3V 8SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:9,067

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

534AB000026DGR from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) with DSPLL® frequency synthesis, delivering four selectable output frequencies between 10 MHz and 945 MHz. It features LVDS outputs, ±20 ppm temperature stability, 3.3 V supply, and operates across –40 °C to +85 °C. Used in high-speed networking and FPGA clocking where low-jitter, multi-frequency timing is required.

For engineers reviewing the 534AB000026DGR datasheet, 534AB000026DGR pinout, 534AB000026DGR application, or 534AB000026DGR equivalent, this page provides verified electrical specs, pin-level functional roles, real-world use cases, and validated alternative options for timing-critical embedded and communications systems.

Technical Context

The 534AB000026DGR implements Skyworks' third-generation DSPLL® architecture, enabling any-rate frequency synthesis from a single fixed internal crystal. Its four output frequencies are selected via dual-bit FS[1:0] control, with tristate capability via OE pin and internal 17 kΩ pull-up resistors on all control inputs.

It supports LVDS differential signaling with 0.5–0.9 VPP swing, 45–55% duty cycle symmetry, and delivers sub-0.5 ps RMS phase jitter (12 kHz–20 MHz) at >500 MHz outputs. Power-up time is ≤10 ms, and frequency switching settles within 20 ms after FS[1:0] change.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Output Frequency Range	10–945 MHz (LVDS); factory-programmed quad frequencies per part number
Output Format	LVDS differential; 100 Ω termination; 1.125–1.275 V common-mode voltage
Frequency Stability	±20 ppm over –40 °C to +85 °C; includes temp, aging, and initial accuracy
Phase Jitter (RMS)	0.25–0.40 ps (12 kHz–20 MHz, FOUT > 500 MHz); meets OC-48/OC-192 timing budgets
Supply Voltage	3.3 V ±10%; supports stable operation under typical board rail tolerances
Operating Temperature	–40 °C to +85 °C ambient; qualified per MIL-STD-883 and J-STD-020 MSL1
Package	5 mm × 7 mm, 8-pin surface-mount; industry-standard footprint with exposed pad

Pinout & Package

534AB000026DGR uses an industry-standard 5 mm × 7 mm, 8-pin surface-mount package with exposed thermal pad. Pin 1 is marked by a dot; pins are arranged in two rows (1–4 top, 5–8 bottom) with GND (Pin 3), VDD (Pin 6), CLK+ (Pin 4), CLK– (Pin 5), OE (Pin 2), FS[1] (Pin 7), FS[0] (Pin 8), and NC (Pin 1).

Pin/Terminal	Circuit Role	Design Meaning
Pin 1	No Connection (NC)	Unbonded; must remain unconnected on PCB
Pin 2	Output Enable (OE)	Active-high control; tristates all outputs when low; internal 17 kΩ pull-up to VDD
Pin 3	GND	Electrical and case ground reference; connects to system ground plane
Pin 4	CLK+	LVDS positive output; requires 100 Ω differential termination to VDD/2
Pin 5	CLK–	LVDS complementary output; paired with CLK+ for differential signaling
Pin 6	VDD	3.3 V power supply input; bypass with 0.1 µF ceramic capacitor near pin
Pin 7	FS[1]	Frequency select MSB; selects one of four preprogrammed output frequencies; internal 17 kΩ pull-up
Pin 8	FS[0]	Frequency select LSB; used with FS[1] to encode 00–11 for quad frequency selection

Key Features

Feature	Design Value
Quad-frequency DSPLL® synthesis	Four factory-programmed output frequencies selectable in <20 ms without external programming
LVDS output compliance	Meets JEDEC JESD8-12 standards; 0.5–0.9 VPP swing, 45–55% symmetry, 350 ps max rise/fall
Low-jitter performance	0.25 ps RMS phase jitter (12 kHz–20 MHz) enables OC-192 and 10G Ethernet clock recovery
Fixed internal crystal	Eliminates crystal sourcing variability; ensures <±3 ppm first-year aging and long-term reliability
Industrial temperature range	–40 °C to +85 °C operation with full spec compliance; qualified per MIL-STD-883 mechanical tests

Applications

Networking Equipment	FPGA Clock Generation
Use Scenario: Synchronous Ethernet (SyncE) line cards requiring four independent clock domains for MAC, PHY, packet processor, and management interfaces. IC Role / Device Role / Timing Role: Primary quad-output timing source providing traceable, low-jitter clocks synchronized to ITU-T G.8262 standards. Use Value: Eliminates need for multiple discrete XOs or complex clock trees; reduces BOM count and layout area while maintaining <0.5 ps jitter margin.	Use Scenario: High-end FPGA-based test equipment with separate clocks for ADC sampling, DDR4 memory interface, PCIe Gen4 core, and control logic. IC Role / Device Role / Timing Role: Single-chip clock generator delivering four precisely matched, independently selectable frequencies to distinct FPGA clock domains. Use Value: Enables deterministic timing closure across heterogeneous clock domains; avoids inter-clock skew and simplifies PCB routing with differential LVDS pairs.
SD/HD Video Processing	Test and Measurement Instruments
Use Scenario: Broadcast-grade video encoder/decoder modules needing pixel clock (148.5 MHz), audio sample rate (48/96 MHz), HDMI TMDS (297 MHz), and system reference (100 MHz). IC Role / Device Role / Timing Role: Multi-frequency reference oscillator supporting SMPTE ST 2081 and ITU-R BT.601/709 timing requirements. Use Value: Guarantees sub-picosecond jitter on pixel clocks to prevent visible artifacts; eliminates frame sync drift across parallel video pipelines.	Use Scenario: Digital oscilloscopes and bit error rate testers requiring ultra-low-jitter clocks for sampling, pattern generation, and serial protocol analysis. IC Role / Device Role / Timing Role: Precision timing reference for ADC/DAC sampling engines and high-speed digital I/O subsystems. Use Value: Achieves <0.4 ps RMS jitter at 622 MHz, directly improving effective number of bits (ENOB) and measurement resolution.

Networking Equipment

FPGA Clock Generation

Use Scenario: Synchronous Ethernet (SyncE) line cards requiring four independent clock domains for MAC, PHY, packet processor, and management interfaces.

IC Role / Device Role / Timing Role: Primary quad-output timing source providing traceable, low-jitter clocks synchronized to ITU-T G.8262 standards.

Use Value: Eliminates need for multiple discrete XOs or complex clock trees; reduces BOM count and layout area while maintaining <0.5 ps jitter margin.

Use Scenario: High-end FPGA-based test equipment with separate clocks for ADC sampling, DDR4 memory interface, PCIe Gen4 core, and control logic.

IC Role / Device Role / Timing Role: Single-chip clock generator delivering four precisely matched, independently selectable frequencies to distinct FPGA clock domains.

Use Value: Enables deterministic timing closure across heterogeneous clock domains; avoids inter-clock skew and simplifies PCB routing with differential LVDS pairs.

SD/HD Video Processing

Test and Measurement Instruments

Use Scenario: Broadcast-grade video encoder/decoder modules needing pixel clock (148.5 MHz), audio sample rate (48/96 MHz), HDMI TMDS (297 MHz), and system reference (100 MHz).

IC Role / Device Role / Timing Role: Multi-frequency reference oscillator supporting SMPTE ST 2081 and ITU-R BT.601/709 timing requirements.

Use Value: Guarantees sub-picosecond jitter on pixel clocks to prevent visible artifacts; eliminates frame sync drift across parallel video pipelines.

Use Scenario: Digital oscilloscopes and bit error rate testers requiring ultra-low-jitter clocks for sampling, pattern generation, and serial protocol analysis.

IC Role / Device Role / Timing Role: Precision timing reference for ADC/DAC sampling engines and high-speed digital I/O subsystems.

Use Value: Achieves <0.4 ps RMS jitter at 622 MHz, directly improving effective number of bits (ENOB) and measurement resolution.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output XO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si534AB000264DGR	Same Si534 family, identical 3.3 V LVDS configuration, but ±7 ppm temperature stability (vs. ±20 ppm)	Used where tighter frequency stability is required-e.g., telecom base station synchronization	Select only if ±7 ppm total stability is mandated; higher cost and longer lead time than 534AB000026DGR
Si534BB000264DGR	Same package and pinout, but LVPECL output (not LVDS); 3.3 V supply; ±20 ppm stability	Required in legacy systems with LVPECL receivers or AC-coupled backplanes	Choose only when interfacing to LVPECL inputs; incompatible with LVDS-only receivers without level translation

Compared with 534AB000026DGR, Si534AB000264DGR offers superior frequency stability at higher cost and longer lead time, while Si534BB000264DGR provides identical timing performance but requires LVPECL-compatible signal integrity design-neither is pin- or functionally interchangeable without board-level changes.

Availability

534AB000026DGR is available at Aetrix Electronics and suitable for networking equipment, FPGA-based embedded systems, and broadcast video hardware requiring stable component supply, consistent timing performance, and long-lifecycle availability.

Supply support for 534AB000026DGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog ICs.

The Si534 product line delivers programmable, high-performance clock generators and oscillators designed for demanding communication, computing, and industrial timing applications where low jitter, multi-frequency flexibility, and reliability are critical.

FAQ

What output frequencies are programmed in the 534AB000026DGR?

The 534AB000026DGR is a factory-programmed quad-frequency XO. Its exact four output frequencies are encoded in the six-digit frequency designator "000026" per Skyworks' part numbering convention. This code maps to specific frequencies within the 10–945 MHz range, selected at time of order using Skyworks' ClockBuilder Pro tool. The 534AB000026DGR does not support user reprogramming in-system.

Does the 534AB000026DGR support CMOS output?

No, the 534AB000026DGR does not support CMOS output. Per its part number coding ("AB"), the first option code "A" specifies 3.3 V supply and LVPECL output, while the second option code "B" indicates LVDS output. CMOS output is only available in variants with option codes C, G, J, P, T, or V-and limited to ≤160 MHz. The 534AB000026DGR is strictly LVDS-configured.

What is the meaning of the "DGR" suffix in 534AB000026DGR?

In the 534AB000026DGR part number, "D" denotes revision D silicon, "G" specifies the –40 °C to +85 °C operating temperature range, and "R" indicates tape-and-reel packaging. This suffix confirms full qualification per MIL-STD-883 mechanical tests, J-STD-020 MSL1 moisture sensitivity, and RoHS-compliant Pb-free construction.

Can the 534AB000026DGR be used with 2.5 V or 1.8 V supplies?

No, the 534AB000026DGR is configured exclusively for 3.3 V operation. Its option code "A" explicitly defines 3.3 V supply voltage. Using 2.5 V or 1.8 V would violate the Absolute Maximum Ratings (VDD min = 2.97 V for 3.3 V option) and result in undefined behavior, failed startup, or permanent damage. For lower-voltage operation, select variants with option codes E–H (2.5 V) or J/K/V/W (1.8 V).

Is the 534AB000026DGR pin-compatible with other Si534 variants?

Yes, all Si534 variants-including 534AB000026DGR-share identical 5 mm × 7 mm, 8-pin package dimensions, pin assignments, and mechanical footprint. However, electrical compatibility depends on output format (LVDS vs. LVPECL), supply voltage, and frequency configuration. Swapping variants without verifying OE/FS logic levels, termination, and load matching may cause signal integrity issues or functional failure.

534AB000026DGR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si534

Package/Case:: 8-SMD, No Lead

Packaging:: Tape & Reel (TR)

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 167.33165MHz, 166.62857MHz, 156.173MHz, 155.52MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVPECL

Voltage - Supply:: 3.3V

Frequency Stability:: ±20ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 121mA

Ratings:: -

Size / Dimension:: 0.276" L x 0.197" W (7.00mm x 5.00mm)

Height:: 0.071" (1.80mm)

Supplier Device Package:: -

534AB000026DGR FAQ

1.How can I place an order for 534AB000026DGR through Aetrix?

Please submit a Request for Quotation (RFQ) for 534AB000026DGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 534AB000026DGR reliable?

The price and inventory of 534AB000026DGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534AB000026DGR is usually 5 days.

3.What payment methods are accepted for 534AB000026DGR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534AB000026DGR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 534AB000026DGR?

534AB000026DGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 534AB000026DGR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 534AB000026DGR?

For technical support, including 534AB000026DGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534AB000026DGR requirements.

6.How does Aetrix verify that 534AB000026DGR is sourced from the original manufacturer or authorized distributors?

All 534AB000026DGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534AB000026DGR meets industry standards.

7.What is the process for return or replacement of 534AB000026DGR?

All 534AB000026DGR units undergo pre-shipment inspection (PSI). If there is an issue with 534AB000026DGR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 534AB000026DGR part is unused and in its original packaging.

Return procedure for 534AB000026DGR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…