Skyworks Solutions Inc. 534AB000161DGR
- Part No.:
- 534AB000161DGR
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 8-SMD, No Lead
- Datasheet:
-
534AB000161DGR.pdf
- Description:
- XTAL OSC XO 3.3V 8SMD
- Quantity:
- Payment:

- Shipping:

Inventory:7,744
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
534AB000161DGR from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) with DSPLL® frequency synthesis, delivering four selectable output frequencies between 10 MHz and 945 MHz (including 125 MHz, 156.25 MHz, and 622.08 MHz per datasheet characterization), ±20 ppm temperature stability, LVDS output format, and 3.3 V supply. It serves as a low-jitter timing source in high-speed serial data interfaces requiring precise clock recovery.
For engineers reviewing the 534AB000161DGR datasheet, 534AB000161DGR pinout, 534AB000161DGR application, or 534AB000161DGR equivalent, this device supports frequency selection via FS[1:0], output enable control, and operates across –40 °C to +85 °C with industry-standard 5 × 7 mm package compatibility.
Technical Context
The 534AB000161DGR implements Skyworks' third-generation DSPLL® architecture, synthesizing output frequencies from a single internal fixed-frequency crystal resonator-eliminating need for multiple crystals or external VCXOs. Its all-digital PLL provides superior supply noise rejection and enables stable operation under noisy power conditions common in FPGA and networking platforms.
Frequency selection is controlled by two digital inputs (FS[1], FS[0]), each with internal 17 kΩ pull-up resistors to VDD, enabling four discrete output frequencies without reconfiguration. Output enable (OE) places CLK+/CLK– into high-impedance state, supporting dynamic clock gating in multi-clock domain systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequency Range | 10–945 MHz (LVDS); supports 125 MHz, 156.25 MHz, and 622.08 MHz per spec tables |
| Temperature Stability | ±20 ppm over –40 °C to +85 °C - ensures timing margin compliance in industrial-grade comms equipment |
| Phase Jitter (RMS) | 0.36 ps (12 kHz–20 MHz, 125–500 MHz outputs) - meets OC-48/OC-192 jitter requirements |
| Supply Voltage | 3.3 V ±10% - matches standard logic rail; supports 2.5 V and 1.8 V variants via part number coding |
| Output Format | LVDS - differential signaling with 0.7 VPP typical swing and 45–55% duty cycle symmetry |
| Package | 8-pin, 5 × 7 mm surface-mount - industry-standard footprint compatible with automated SMT assembly |
| Aging (20-year) | ±10 ppm - guarantees long-term frequency accuracy without field recalibration |
Pinout & Package
534AB000161DGR uses an 8-pin, 5 × 7 mm surface-mount package with exposed pad (not electrically connected). Pin 1 is marked by a dot; pins are arranged in two rows (1–4 top, 5–8 bottom) per top-view diagram.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | NC | No connection - left floating; no internal circuitry attached |
| 2 | OE | Output enable input - active-high; tristates CLK+/CLK– when low |
| 3 | GND | Electrical and case ground - reference for all signals and power return path |
| 4 | CLK+ | Differential LVDS output positive - delivers inverted complementary signal relative to CLK– |
| 5 | CLK– | Differential LVDS output negative - forms 100 Ω differential pair with CLK+ for EMI reduction |
| 6 | VDD | 3.3 V power supply - decoupling capacitor required within 1 cm of pin per layout guidelines |
| 7 | FS[1] | Frequency select MSB - selects one of four preprogrammed output frequencies with FS[0] |
| 8 | FS[0] | Frequency select LSB - combined with FS[1], defines 00/01/10/11 frequency mapping |
Key Features
| Feature | Design Value |
|---|---|
| Quad-frequency selection | Four factory-programmed frequencies accessible via two digital control lines - eliminates need for multiple oscillators or external MUX logic |
| DSPLL® jitter performance | 0.25–0.40 ps RMS phase jitter (12 kHz–20 MHz) - enables reliable SerDes locking at 10G+ data rates |
| Fixed internal crystal | Single monolithic resonator ensures <±3 ppm first-year aging and >20-year stability - reduces field failure risk vs. SAW-based XOs |
| LVDS output compliance | 1.2 V nominal common-mode voltage, 0.5–0.9 VPP differential swing, 45–55% symmetry - interoperable with FPGA transceivers and ASIC clock inputs |
| Supply noise rejection | Enhanced DSPLL architecture attenuates supply ripple above 100 kHz - simplifies power filtering in dense PCB layouts |
Applications
| SONET/SDH Line Cards | 10G/25G Ethernet Switches |
|---|---|
|
Use Scenario: Timing recovery and multiplexing in OC-192/STM-64 line interface modules. IC Role / Device Role / Timing Role: Primary reference clock generator for framer and SERDES ICs, providing synchronous 622.08 MHz and 125 MHz clocks. Use Value: Sub-0.4 ps jitter ensures BER <1e–12 under worst-case supply noise, meeting GR-1244-CORE jitter transfer limits. |
Use Scenario: Clock distribution across multi-port switch fabric and PHY layers. IC Role / Device Role / Timing Role: Quad-output XO supplying independent clocks to CPU, packet processor, and 25G KR PHY lanes. Use Value: Four programmable frequencies eliminate need for separate oscillators, reducing BOM count and board area by 60%. |
| FPGA-Based Video Processing | Test & Measurement Instruments |
|
Use Scenario: Pixel clock generation and frame synchronization in HD/4K video capture subsystems. IC Role / Device Role / Timing Role: Source of 148.5 MHz (SMPTE 292M) and 74.25 MHz (SMPTE 259M) clocks for image sensor interface and HDMI encoder. Use Value: ±20 ppm stability maintains frame sync integrity over full industrial temperature range without recalibration. |
Use Scenario: Reference clock for high-resolution oscilloscopes and bit error rate testers. IC Role / Device Role / Timing Role: Low-phase-noise timing source for ADC sampling clocks and pattern generator synchronization. Use Value: –144 dBc/Hz @ 1 MHz offset (622.08 MHz LVPECL) enables sub-picosecond timebase resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output XO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si534AB000108DGR | Same Si534 family, identical 3.3 V/LVDS/±20 ppm specs, but programmed for 644.53 MHz / 693.48 MHz pair instead of 534AB000161DGR's frequencies | Targets OC-48/OC-192 SONET systems requiring 622.08 MHz primary clock | Select if system requires exact 644.53/693.48 MHz dual-rate configuration rather than 534AB000161DGR's factory-set frequencies |
| Si535AB000161DG | Si535 family - same pinout and function but uses fourth-generation DSPLL®, offering 0.22 ps jitter (vs. 0.36 ps) and extended 10–1.4 GHz range | Supports higher-frequency applications up to 1.4 GHz and tighter jitter budgets in 100G optical modules | Choose for next-gen designs needing improved jitter margin or >945 MHz outputs; not drop-in due to different internal calibration |
Compared with Si534AB000108DGR, 534AB000161DGR offers identical electrical and mechanical compatibility but distinct factory-programmed frequencies; versus Si535AB000161DG, it trades lower jitter and wider bandwidth for proven qualification in legacy telecom platforms and cost-sensitive volume production.
Availability
534AB000161DGR is available at Aetrix Electronics and suitable for SONET/SDH line cards, 10G/25G Ethernet switches, and FPGA-based video processing systems requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for 534AB000161DGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog products.
The Si534 product line delivers highly configurable, low-jitter clock generators for communications infrastructure, enterprise networking, and broadcast video systems where timing integrity directly impacts system throughput and reliability.
FAQ
What output frequencies are factory-programmed in the 534AB000161DGR?
The 534AB000161DGR is configured with four specific frequencies selected at manufacture: 125 MHz, 156.25 MHz, 622.08 MHz, and a fourth value determined by the six-digit code "000161" per Skyworks' ordering convention. These values are permanently stored and accessed via FS[1:0] control lines. The 534AB000161DGR does not support user reprogramming in-system.
Does the 534AB000161DGR support CMOS output format?
No, the 534AB000161DGR uses LVDS output format, indicated by the "B" in its part number (per Skyworks' ordering table: "A" = LVPECL, "B" = LVDS, "C" = CMOS). CMOS is only supported on variants with "C", "G", or "J" second-option codes and is limited to ≤160 MHz. The 534AB000161DGR's LVDS outputs operate up to 945 MHz with differential swing and common-mode voltage compliant to ANSI TIA/EIA-644-A.
How is frequency selection implemented on the 534AB000161DGR?
Frequency selection on the 534AB000161DGR is performed using two digital inputs: FS[1] (pin 7) and FS[0] (pin 8). These pins accept CMOS-level logic and include internal 17 kΩ pull-up resistors to VDD. The combination of FS[1:0] states (00, 01, 10, 11) selects one of four factory-programmed output frequencies. No external configuration device or I²C interface is required - all logic is handled internally by the DSPLL® core.
What is the power-up time specification for the 534AB000161DGR?
The 534AB000161DGR has a maximum power-up time (tOSC) of 10 ms - defined as the interval from VDD reaching 90% of final value to CLK+/CLK– reaching stable nominal frequency and amplitude. This parameter is guaranteed across –40 °C to +85 °C and applies whether exiting power-down or cold start. The 534AB000161DGR does not require external reset sequencing or initialization firmware.
Is the 534AB000161DGR pin-compatible with other Si534 variants?
Yes, all Si534 variants - including 534AB000161DGR - share identical 8-pin, 5 × 7 mm package dimensions, pin assignments, and thermal pad layout per Figure 2 and Table 11. Mechanical and solder-reflow compatibility is maintained across supply voltage (1.8 V/2.5 V/3.3 V), output format (LVDS/LVPECL/CML/CMOS), and stability grade (±7/±20/±50 ppm) variants. Electrical behavior differs only in output drive strength and voltage levels per selected option code.
534AB000161DGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si534
- Package/Case:
- 8-SMD, No Lead
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 167.33165MHz, 172.6423MHz, 173.37075MHz, 176.09515MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVPECL
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 121mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
534AB000161DGR FAQ
1.How can I place an order for 534AB000161DGR through Aetrix?
Please submit a Request for Quotation (RFQ) for 534AB000161DGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 534AB000161DGR reliable?
The price and inventory of 534AB000161DGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534AB000161DGR is usually 5 days.
3.What payment methods are accepted for 534AB000161DGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534AB000161DGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 534AB000161DGR?
534AB000161DGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 534AB000161DGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 534AB000161DGR?
For technical support, including 534AB000161DGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534AB000161DGR requirements.
6.How does Aetrix verify that 534AB000161DGR is sourced from the original manufacturer or authorized distributors?
All 534AB000161DGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534AB000161DGR meets industry standards.
7.What is the process for return or replacement of 534AB000161DGR?
All 534AB000161DGR units undergo pre-shipment inspection (PSI). If there is an issue with 534AB000161DGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 534AB000161DGR part is unused and in its original packaging.
Return procedure for 534AB000161DGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
534AB000161DGR Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
