Skyworks Solutions Inc. 534AB000428DG
- Part No.:
- 534AB000428DG
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 8-SMD, No Lead
- Datasheet:
-
534AB000428DG.pdf
- Description:
- XTAL OSC XO 3.3V 8SMD
- Quantity:
- Payment:

- Shipping:

Inventory:7,631
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
534AB000428DG from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) with DSPLL® frequency synthesis, delivering four selectable output frequencies between 10 MHz and 945 MHz (LVPECL/LVDS/CML) or up to 160 MHz (CMOS), ±20 ppm total stability over –40 to +85 °C, 3.3 V supply, and LVDS output format - used in FPGA clock generation, SD/HD video timing, and network switch synchronization.
For engineers reviewing the 534AB000428DG datasheet, 534AB000428DG pinout, 534AB000428DG application, or 534AB000428DG equivalent, this page delivers verified electrical specs, pin-level functional roles, real-world use cases, and validated alternative options for high-reliability timing design in communication and embedded systems.
Technical Context
The 534AB000428DG implements Skyworks' 3rd-generation DSPLL® architecture to synthesize low-jitter clocks from a single internal fixed-frequency crystal, enabling any-rate outputs without custom crystals. It supports frequency selection via dual-bit FS[1:0] control with 20 ms settling time after change.
It features integrated OE (output enable) with 17 kΩ pull-up, operates across –40 to +85 °C, and delivers LVDS differential outputs with 0.5–0.9 VPP swing, 45–55% duty cycle symmetry, and 1.125–1.275 V mid-level - all compliant with industry-standard 5 × 7 mm 8-pin package dimensions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequency Range | 10–945 MHz (LVDS); factory-configured quad-frequency set per part number |
| Total Frequency Stability | ±31.5 ppm (±20 ppm temp + ±10 ppm aging over 20 years) |
| Phase Jitter (RMS) | 0.36–0.50 ps (12 kHz–20 MHz, FOUT = 125–500 MHz, LVDS) |
| Supply Voltage | 3.3 V ±10% (VDD = 2.97–3.63 V), with 90 mA typical supply current (LVDS enabled) |
| Output Format | LVDS: 100 Ω differential termination, 1.125–1.275 V common-mode, 0.5–0.9 VPP swing |
| Package | 5 × 7 mm, 8-pin surface-mount, RoHS-compliant, MSL1 moisture sensitivity |
| Operating Temperature | –40 °C to +85 °C ambient, junction max 125 °C |
Pinout & Package
534AB000428DG uses an industry-standard 5 × 7 mm, 8-pin surface-mount package with exposed pad (not electrically connected). Pin 1 is marked by a dot; pins are arranged in two rows (1–4 top, 5–8 bottom) as shown in top-view diagrams.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | No Connection (NC) | Unused pin; must be left floating or grounded per layout guidelines - no internal connection |
| 2 | OE (Output Enable) | Active-high control: logic high enables CLK+/CLK– outputs; logic low places outputs in high-impedance tristate mode |
| 3 | GND | Electrical and case ground reference for all signals and power return path |
| 4 | CLK+ | Differential LVDS positive output; requires 100 Ω termination to matched pair |
| 5 | CLK– | Differential LVDS complementary output; paired with CLK+ for noise-immune signaling |
| 6 | VDD | 3.3 V power supply input; bypass capacitor (0.1 µF + 10 µF) required near pin |
| 7 | FS[1] | Frequency Select MSB; with FS[0], selects one of four preprogrammed output frequencies (00–11) |
| 8 | FS[0] | Frequency Select LSB; pulled up internally to VDD via 17 kΩ resistor; defines quad-frequency index |
Key Features
| Feature | Design Value |
|---|---|
| Quad-frequency programmability | Four factory-set output frequencies selected dynamically via FS[1:0], eliminating need for multiple oscillators |
| DSPLL® jitter suppression | 0.36 ps RMS phase jitter (12 kHz–20 MHz) enables OC-48/SONET compliance in noisy board environments |
| Fixed internal crystal | Eliminates crystal aging variability and external crystal matching; ensures ±3 ppm first-year aging |
| LVDS output compatibility | Meets JEDEC JESD8-12 standards with 100 Ω differential termination, enabling direct interface to FPGAs and SERDES |
| Supply noise rejection | Superior PSRR from DSPLL architecture reduces sensitivity to VDD ripple - critical for mixed-signal SoC clocking |
Applications
| Networking Switches | FPGA-Based Video Processing |
|---|---|
Use Scenario: High-density Ethernet switches requiring precise multi-rate clocking for 1G/10G PHYs and packet buffering. IC Role / Device Role / Timing Role: Primary system clock source providing four synchronized LVDS outputs for MAC, PHY, memory controller, and management MCU. Use Value: Enables deterministic latency and jitter-controlled data alignment across parallel data paths without external PLLs. |
Use Scenario: Broadcast-grade SD/HD video encoder/decoder boards processing HDMI, SMPTE, and MIPI CSI-2 streams. IC Role / Device Role / Timing Role: Quad-frequency XO supplying pixel clock, reference clock, audio sample clock, and frame sync signal from single device. Use Value: Reduces BOM count and layout complexity while maintaining sub-0.5 ps jitter margin for 4K60 timing compliance. |
| Test & Measurement Equipment | Clock and Data Recovery (CDR) |
Use Scenario: Modular oscilloscopes and bit-error-rate testers needing stable, switchable sampling clocks across multiple channels. IC Role / Device Role / Timing Role: Reference oscillator generating calibrated test clocks at 125 MHz, 250 MHz, 500 MHz, and 622.08 MHz for ADC/DAC triggering. Use Value: Factory-trimmed ±20 ppm stability ensures traceable calibration without field recalibration cycles. |
Use Scenario: Optical line cards recovering 10G/40G serial data where local clock recovery must match incoming data rate with minimal wander. IC Role / Device Role / Timing Role: Low-phase-noise clock source for CDR loop filter and decision circuitry, referenced to recovered data edge transitions. Use Value: DSPLL-based 0.26 ps RMS jitter (50 kHz–80 MHz) meets ITU-T G.823/G.824 wander tolerance for SONET OC-192. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output XO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si534AB000429DG | Same Si534 family, identical package and pinout, but configured for ±7 ppm temperature stability (total ±20 ppm) and different quad-frequency set | Used where tighter initial accuracy and lower temp drift are required - e.g., precision instrumentation | Select when ±7 ppm temp stability is mandatory; otherwise 534AB000428DG offers cost-optimized ±20 ppm performance |
| Si534BB000428DG | Same frequency set and stability, but LVPECL output instead of LVDS; higher supply current (111 mA typ), different output voltage levels and termination | Preferred for legacy backplane interfaces requiring ECL-compatible swing and drive strength | Choose only if system requires LVPECL signaling; LVDS version (534AB000428DG) saves power and simplifies termination on modern PCBs |
Compared with Si534AB000429DG, 534AB000428DG trades tighter temperature stability for broader frequency flexibility and lower cost; versus Si534BB000428DG, it delivers 21 mA lower supply current and eliminates need for VDD–2.0 V termination networks - directly reducing layout complexity and power delivery requirements.
Availability
534AB000428DG is available at Aetrix Electronics and suitable for networking switches, FPGA-based video processing, test and measurement equipment, and clock and data recovery systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant timing solutions.
Supply support for 534AB000428DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for communications infrastructure and high-performance electronics.
The Si534 product line delivers highly configurable, low-jitter crystal oscillators for demanding timing applications in networking, datacenter, broadcast, and test equipment - designed to replace multiple discrete oscillators with a single programmable device.
FAQ
What output frequencies are programmed into the 534AB000428DG?
The 534AB000428DG is factory-programmed with four specific output frequencies determined by its six-digit frequency designator "000428". Per Skyworks' ordering convention, this code corresponds to a defined quad-frequency set within the 10–945 MHz range, delivered as LVDS outputs. Exact values are specified in the device's configuration record and can be retrieved using Skyworks' ClockBuilder Pro software with the part number.
Does the 534AB000428DG require external configuration after soldering?
No, the 534AB000428DG is fully factory-configured before shipment - including output frequencies, LVDS format, 3.3 V supply, ±20 ppm stability, and active-high OE polarity. No I²C, SPI, or programming interface exists; operation begins immediately upon power-up with FS[1:0] selecting among the four preloaded frequencies.
Can the 534AB000428DG operate with a 2.5 V supply?
No, the 534AB000428DG is specifically ordered with a 3.3 V supply option (denoted by "A" in the second option code position). Its absolute maximum VDD rating is 3.8 V, and operation below 2.97 V violates recommended operating conditions - potentially causing startup failure or degraded jitter performance.
What is the function of the NC pin (Pin 1) on the 534AB000428DG?
Pin 1 on the 534AB000428DG is designated NC (No Connection) and has no internal electrical connection. Skyworks specifies it may be left unconnected or tied to GND for mechanical stability - but it must never be driven or used as a signal path, as doing so risks violating the device's thermal and ESD design margins.
How does the 534AB000428DG achieve low phase jitter without an external loop filter?
The 534AB000428DG integrates Skyworks' third-generation DSPLL® core, which embeds the loop filter and VCO within the IC alongside a fixed-frequency crystal resonator. This monolithic architecture eliminates external component sensitivity and provides guaranteed 0.36 ps RMS phase jitter (12 kHz–20 MHz) without requiring user-designed analog filters or tuning.
534AB000428DG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si534
- Package/Case:
- 8-SMD, No Lead
- Packaging:
- Strip
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 125MHz, 155.52MHz, 166.628571MHz, 167.331645MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVPECL
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 121mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
534AB000428DG FAQ
1.How can I place an order for 534AB000428DG through Aetrix?
Please submit a Request for Quotation (RFQ) for 534AB000428DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 534AB000428DG reliable?
The price and inventory of 534AB000428DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534AB000428DG is usually 5 days.
3.What payment methods are accepted for 534AB000428DG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534AB000428DG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 534AB000428DG?
534AB000428DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 534AB000428DG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 534AB000428DG?
For technical support, including 534AB000428DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534AB000428DG requirements.
6.How does Aetrix verify that 534AB000428DG is sourced from the original manufacturer or authorized distributors?
All 534AB000428DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534AB000428DG meets industry standards.
7.What is the process for return or replacement of 534AB000428DG?
All 534AB000428DG units undergo pre-shipment inspection (PSI). If there is an issue with 534AB000428DG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 534AB000428DG part is unused and in its original packaging.
Return procedure for 534AB000428DG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
534AB000428DG Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
