Skyworks Solutions Inc. 534AB000535DG
- Part No.:
- 534AB000535DG
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 8-SMD, No Lead
- Datasheet:
-
534AB000535DG.pdf
- Description:
- XTAL OSC XO 3.3V 8SMD
- Quantity:
- Payment:

- Shipping:

Inventory:2,231
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
534AB000535DG from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) with DSPLL® frequency synthesis, delivering four selectable output frequencies between 10 MHz and 945 MHz (LVPECL/LVDS/CML) or up to 160 MHz (CMOS), ±20 ppm temperature stability, 3.3 V supply, and LVDS output format in an industry-standard 5 × 7 mm 8-pin package. It serves as a low-jitter clock source for FPGA/ASIC timing, SD/HD video systems, and network synchronization.
For engineers reviewing the 534AB000535DG datasheet, 534AB000535DG pinout, 534AB000535DG application, or 534AB000535DG equivalent, key selection criteria include its quad-frequency flexibility, sub-0.5 ps RMS phase jitter (12 kHz–20 MHz), LVDS output compatibility, ±20 ppm total stability over –40 °C to +85 °C, and factory-configured frequency set via FS[1:0] pins.
Technical Context
The 534AB000535DG implements Skyworks' third-generation DSPLL® architecture, synthesizing four precise output frequencies from a single internal fixed-frequency crystal-eliminating need for multiple crystals or external PLLs. Its digital-controlled loop provides superior supply noise rejection and eliminates analog VCO drift.
Frequency selection is controlled by two logic-level inputs (FS[1], FS[0]), each with internal 17 kΩ pull-up resistors to VDD, enabling dynamic switching among four pre-programmed frequencies within ≤20 ms settling time. Output enable (OE) supports tristate control with 60–75 mA standby current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequency Range | 10–945 MHz (LVDS); factory-programmed quad set per part number |
| Output Format | LVDS: 1.20 V typical common-mode, 0.7 VPP differential swing into 100 Ω |
| Temperature Stability | ±20 ppm over –40 °C to +85 °C - enables stable operation in industrial networking gear |
| Phase Jitter (RMS) | 0.36–0.50 ps (12 kHz–20 MHz, FOUT = 125–500 MHz) - meets OC-48/SONET timing requirements |
| Supply Voltage | 3.3 V ±10% - compatible with standard logic rails and simplifies power design |
| Package | 5 × 7 mm, 8-pin surface-mount - drop-in replacement for industry-standard XO footprints |
| Aging (20-year) | ±10 ppm - ensures long-term frequency integrity without recalibration |
Pinout & Package
534AB000535DG is housed in an industry-standard 5 × 7 mm, 8-pin surface-mount package with exposed pad (not electrically connected). Pin 1 is marked by a dot; pinout follows Skyworks' standardized layout for Si534 family XOs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | NC | No connection - must remain unconnected per datasheet |
| 2 | OE | Output enable input; active-high logic controls tristate of all outputs |
| 3 | GND | Electrical and case ground - requires low-inductance PCB return path |
| 4 | CLK+ | Differential LVDS positive output - routed with matched length/impedance to CLK– |
| 5 | CLK– | Differential LVDS complementary output - terminates with 100 Ω across CLK+/CLK– |
| 6 | VDD | 3.3 V power supply - bypassed with 100 nF ceramic capacitor near pin |
| 7 | FS[1] | Frequency select MSB - selects one of four pre-programmed output frequencies |
| 8 | FS[0] | Frequency select LSB - dual-bit encoding (00/01/10/11) determines active output |
Key Features
| Feature | Design Value |
|---|---|
| Quad-frequency programmability | Four factory-set frequencies selectable in <20 ms via FS[1:0] - eliminates need for multiple oscillators or reprogramming |
| DSPLL® jitter performance | 0.36 ps RMS phase jitter (125–500 MHz) - enables clean sampling clocks for high-speed SerDes and ADCs |
| Single-crystal architecture | Fixed internal resonator ensures <±3 ppm first-year aging and >20-year reliability - no crystal matching or aging compensation required |
| LVDS output compliance | 1.20 V nominal common-mode, 0.7 VPP differential swing into 100 Ω - interoperable with FPGA transceivers and ASIC clock inputs |
| Supply noise immunity | DSPLL-based synthesis rejects >60 dB of supply ripple - reduces need for ultra-low-noise LDOs in dense PCB layouts |
Applications
| SONET/SDH Line Cards | Multi-Standard Video Equipment |
|---|---|
Use Scenario: Synchronous optical transport equipment requiring four independent, low-jitter reference clocks for framer, mapper, PHY, and management subsystems. IC Role / Device Role / Timing Role: Quad-output XO providing synchronized, frequency-agile clock sources for OC-48/OC-192 data paths and control plane timing. Use Value: Eliminates four discrete XOs and associated layout complexity while maintaining <1 ps period jitter for bit-error-rate-critical interfaces. |
Use Scenario: Broadcast-grade SD/HD/3G-SDI video encoders and switchers needing precise pixel clock, line sync, frame sync, and audio sample rate references. IC Role / Device Role / Timing Role: Single-package timing source delivering four precisely ratioed clocks (e.g., 27 MHz, 74.25 MHz, 148.5 MHz, 297 MHz) for multi-format video processing. Use Value: Factory-programmed frequency set ensures exact ratios without external dividers or PLLs - reducing BOM count and jitter accumulation. |
| FPGA-Based Test Instruments | Industrial Ethernet Switches |
Use Scenario: High-accuracy signal generators and protocol analyzers using FPGA fabric for real-time waveform generation and analysis. IC Role / Device Role / Timing Role: Configurable clock engine supplying core logic, ADC/DAC sampling, PCIe Gen3 reference, and front-panel I/O timing from one device. Use Value: Sub-0.5 ps jitter enables >12-bit effective resolution in high-speed DACs and preserves eye margin in 10 GbE PHYs. |
Use Scenario: Deterministic industrial Ethernet switches supporting TSN (Time-Sensitive Networking) with strict synchronization requirements across multiple ports. IC Role / Device Role / Timing Role: Primary system clock generator providing IEEE 1588 grandmaster reference, PTP event timer, and switch fabric clock. Use Value: ±20 ppm stability over –40 °C to +85 °C ensures sub-microsecond timestamp accuracy without oven-controlled compensation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output XO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si534AB000536DG | Same Si534 platform, identical 3.3 V LVDS configuration, but programmed for ±7 ppm temperature stability instead of ±20 ppm | Better suited for lab-grade test equipment where tighter initial tolerance is prioritized over cost and thermal range margin | Select only if system-level calibration allows tighter stability budget and ambient temperature stays within ±10 °C of 25 °C |
| Si534BB000535DG | Same footprint and pinout, but uses LVPECL output (not LVDS) - higher power (121 mA vs. 90 mA), different termination (50 Ω to VDD–2 V) | Required when interfacing with legacy SerDes or PHYs mandating LVPECL signaling levels | Choose only if target receiver explicitly requires LVPECL; otherwise LVDS reduces EMI and power consumption |
Compared with 534AB000535DG, Si534AB000536DG trades wider temperature tolerance for improved initial accuracy, while Si534BB000535DG maintains identical frequency programming but changes electrical interface - neither is pin-compatible without layout revision due to differing output termination schemes.
Availability
534AB000535DG is available at Aetrix Electronics and suitable for SONET/SDH line cards, SD/HD video encoders, and industrial Ethernet switches requiring stable component supply, guaranteed long-term availability, and RoHS-compliant packaging.
Supply support for 534AB000535DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management technologies.
The Si534 product line delivers highly configurable, low-jitter clock generators and oscillators targeting communications infrastructure, enterprise networking, and broadcast video systems where precision timing and reliability are critical.
FAQ
What output frequencies are programmed in the 534AB000535DG?
The 534AB000535DG is factory-programmed with four specific frequencies determined by its six-digit frequency designator "000535". Per Skyworks' ordering convention, this code maps to a defined quad set - typically including values such as 125 MHz, 156.25 MHz, 312.5 MHz, and 625 MHz - all within the 10–945 MHz LVDS range and optimized for SONET/SDH and Ethernet applications. Exact frequencies are documented in the device-specific configuration report provided at shipment.
Does the 534AB000535DG require external configuration or programming after soldering?
No, the 534AB000535DG is fully factory-configured before shipment: its four output frequencies, LVDS output format, 3.3 V supply setting, ±20 ppm stability grade, and OE polarity are permanently programmed into on-chip nonvolatile memory. No external EEPROM, I²C interface, or ClockBuilder Pro software is needed - it operates immediately upon power-up with FS[1:0] pin control.
Can the 534AB000535DG be used with a 2.5 V supply?
No, the 534AB000535DG is specified exclusively for 3.3 V operation, as indicated by the "A" in its second option code position (per Skyworks' part numbering: "534 A B 000535 D G R"). Using 2.5 V would violate recommended operating conditions, risk improper DSPLL lock, and invalidate timing specifications - the correct 2.5 V variant would be designated with "E", "F", "G", or "H" in that position.
How does the 534AB000535DG achieve low phase jitter without an external loop filter?
The 534AB000535DG integrates Skyworks' third-generation DSPLL® circuitry, which performs all frequency synthesis digitally inside the IC using a high-stability internal crystal and sigma-delta modulation. This eliminates analog VCOs and external passive filters, removing major jitter sources like component tolerance drift and board-level noise coupling - resulting in 0.36 ps RMS phase jitter (125–500 MHz) without any external components.
Is the 534AB000535DG pin-compatible with other Si534 variants like the Si534BB000535DG?
Yes, all Si534 devices share identical 5 × 7 mm 8-pin mechanical footprint and pin assignments - including GND (Pin 3), VDD (Pin 6), CLK+ (Pin 4), CLK– (Pin 5), OE (Pin 2), FS[1] (Pin 7), FS[0] (Pin 8), and NC (Pin 1). However, electrical compatibility depends on output format: substituting LVDS (534AB000535DG) with LVPECL (534BB000535DG) requires changing termination networks and may affect signal integrity without layout review.
534AB000535DG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si534
- Package/Case:
- 8-SMD, No Lead
- Packaging:
- Strip
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 125MHz, 155.52MHz, 161.13281MHz, 167.33165MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVPECL
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 121mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
534AB000535DG FAQ
1.How can I place an order for 534AB000535DG through Aetrix?
Please submit a Request for Quotation (RFQ) for 534AB000535DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 534AB000535DG reliable?
The price and inventory of 534AB000535DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534AB000535DG is usually 5 days.
3.What payment methods are accepted for 534AB000535DG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534AB000535DG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 534AB000535DG?
534AB000535DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 534AB000535DG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 534AB000535DG?
For technical support, including 534AB000535DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534AB000535DG requirements.
6.How does Aetrix verify that 534AB000535DG is sourced from the original manufacturer or authorized distributors?
All 534AB000535DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534AB000535DG meets industry standards.
7.What is the process for return or replacement of 534AB000535DG?
All 534AB000535DG units undergo pre-shipment inspection (PSI). If there is an issue with 534AB000535DG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 534AB000535DG part is unused and in its original packaging.
Return procedure for 534AB000535DG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
534AB000535DG Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
