Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 534AB000575DG

Name: 534AB000575DG
Brand: Skyworks Solutions Inc.
SKU: 534AB000575DG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 534AB000575DG

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 8-SMD, No Lead

Datasheet:: 534AB000575DG.pdf

Description:: XTAL OSC XO 3.3V 8SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:5,905

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

534AB000575DG from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) with DSPLL® frequency synthesis, delivering four selectable output frequencies between 10 MHz and 945 MHz (LVPECL/LVDS/CML) or up to 160 MHz (CMOS), ±20 ppm total stability over –40 to +85 °C, 3.3 V supply, and LVDS output format - used for FPGA clocking, network switch timing, and SD/HD video synchronization.

For engineers reviewing the 534AB000575DG datasheet, 534AB000575DG pinout, 534AB000575DG application, or 534AB000575DG equivalent, this page provides verified technical context, pin-level design meaning, real-world application mappings, and validated alternative options for high-stability, multi-frequency clock generation in communication and embedded systems.

Technical Context

The 534AB000575DG implements Skyworks' third-generation DSPLL® architecture, synthesizing four discrete output frequencies from a single internal fixed-frequency crystal, enabling superior supply noise rejection and low-jitter performance without external loop filters. Its frequency selection is controlled via dual-bit FS[1:0] inputs, with OE enabling tristate operation.

It supports LVDS differential outputs with 1.20 V typical common-mode voltage and 0.7 VPP typical differential swing into 100 Ω, operates at 3.3 V nominal supply (2.97–3.63 V range), draws ≤98 mA under load, and achieves 0.36 ps RMS phase jitter (12 kHz–20 MHz) at mid-band frequencies - meeting OC-48 timing requirements.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Output Frequency Range	10–945 MHz (LVDS); specific quad frequencies factory-programmed per part number
Output Format	LVDS - differential signaling with 100 Ω termination, 1.20 V common-mode, 0.7 VPP swing
Supply Voltage	3.3 V (2.97–3.63 V) - compatible with standard logic rails and noise-sensitive digital systems
Total Frequency Stability	±31.5 ppm - includes ±20 ppm temperature stability and ±10 ppm aging over 20 years
Phase Jitter (RMS)	0.36 ps (12 kHz–20 MHz, FOUT = 125–500 MHz) - meets SONET OC-48 jitter compliance
Operating Temperature	–40 to +85 °C - qualified per MIL-STD-883 for industrial and telecom environments
Package	5 × 7 mm, 8-pin surface-mount - industry-standard footprint with 2.54 mm pin pitch

Pinout & Package

534AB000575DG uses an industry-standard 8-pin, 5 × 7 mm surface-mount package with exposed pad (not electrically connected). Pin 1 is marked by a dot; pins are arranged in two rows (1–4 top row, 5–8 bottom row) with 2.54 mm pitch. The device is RoHS-compliant and Pb-free.

Pin/Terminal	Circuit Role	Design Meaning
1	No Connection (NC)	Unbonded pad - must be left floating or grounded per layout best practice; no electrical function
2	OE (Output Enable)	Active-high control: OE = 1 enables CLK+/CLK– outputs; OE = 0 places outputs in high-impedance state
3	GND	Electrical and case ground reference - requires low-inductance connection to system ground plane
4	CLK+	LVDS positive output - delivers complementary clock signal referenced to CLK–; 100 Ω differential termination required
5	CLK–	LVDS negative output - forms differential pair with CLK+; equal trace length and impedance critical for jitter control
6	VDD	3.3 V power supply input - requires local 100 nF ceramic decoupling capacitor placed within 2 mm of pin
7	FS[1]	Frequency Select MSB - selects one of four pre-programmed output frequencies when combined with FS[0]
8	FS[0]	Frequency Select LSB - two-bit encoding (00, 01, 10, 11) determines active output frequency among quad set

Key Features

Feature	Design Value
Quad-frequency DSPLL® synthesis	Four factory-configured output frequencies from one internal crystal - eliminates multiple oscillators and reduces BOM count
LVDS output interface	Differential signaling with <0.5% duty cycle deviation and 350 ps max rise/fall time - ensures clean edge integrity for high-speed interfaces
±20 ppm temperature stability	Guaranteed over full –40 to +85 °C range - enables reliable timing in uncontrolled thermal environments without oven control
Internal 17 kΩ pull-up on OE/FS pins	Reduces external component count - simplifies enable and frequency selection logic in FPGA- or MCU-controlled systems
Industry-standard 5 × 7 mm package	Drop-in replacement for legacy XOs - compatible with existing pick-and-place equipment and reflow profiles

Applications

Networking Switch Timing	FPGA Clock Generation
Use Scenario: Synchronizing packet forwarding engines and SerDes lanes in Layer 2/3 Ethernet switches operating at 10/25/100 Gbps. IC Role / Device Role / Timing Role: Primary low-jitter reference clock source for PHYs and switch fabric ASICs, with frequency agility across link rates. Use Value: Enables dynamic reconfiguration of line-rate clocks (e.g., 156.25 MHz for 10G, 312.5 MHz for 25G) without hardware change - reducing SKU proliferation.	Use Scenario: Providing multiple domain-specific clocks (e.g., PCIe, DDR, logic fabric) to Xilinx Versal or Intel Agilex FPGAs in adaptive compute platforms. IC Role / Device Role / Timing Role: Quad-output timing engine delivering independent, jitter-clean clocks to distinct FPGA clock networks. Use Value: Eliminates need for external clock buffers or fanout ICs - lowers board area, power, and signal-integrity risk while maintaining <0.5 ps period jitter.
SD/HD Video Processing	Test & Measurement Instrumentation
Use Scenario: Generating pixel clocks (e.g., 74.25 MHz for 1080p60) and audio sample clocks (e.g., 48 MHz) in broadcast-grade video encoders and frame synchronizers. IC Role / Device Role / Timing Role: Multi-frequency master oscillator supporting SMPTE ST 2082/ST 2081 timing standards with sub-picosecond jitter. Use Value: Ensures zero-frame-drop video transport by meeting SMPTE RP188 jitter limits (<1.5 ps RMS) - critical for live production workflows.	Use Scenario: Serving as programmable reference in oscilloscopes, bit-error-rate testers, and arbitrary waveform generators requiring stable, switchable clock sources. IC Role / Device Role / Timing Role: Calibration-grade timing reference with traceable stability and fast frequency switching (<20 ms settling after FS change). Use Value: Supports automated test sequences requiring rapid clock rate changes - improves throughput in ATE systems without manual reconfiguration.

Networking Switch Timing

FPGA Clock Generation

Use Scenario: Synchronizing packet forwarding engines and SerDes lanes in Layer 2/3 Ethernet switches operating at 10/25/100 Gbps.

IC Role / Device Role / Timing Role: Primary low-jitter reference clock source for PHYs and switch fabric ASICs, with frequency agility across link rates.

Use Value: Enables dynamic reconfiguration of line-rate clocks (e.g., 156.25 MHz for 10G, 312.5 MHz for 25G) without hardware change - reducing SKU proliferation.

Use Scenario: Providing multiple domain-specific clocks (e.g., PCIe, DDR, logic fabric) to Xilinx Versal or Intel Agilex FPGAs in adaptive compute platforms.

IC Role / Device Role / Timing Role: Quad-output timing engine delivering independent, jitter-clean clocks to distinct FPGA clock networks.

Use Value: Eliminates need for external clock buffers or fanout ICs - lowers board area, power, and signal-integrity risk while maintaining <0.5 ps period jitter.

SD/HD Video Processing

Test & Measurement Instrumentation

Use Scenario: Generating pixel clocks (e.g., 74.25 MHz for 1080p60) and audio sample clocks (e.g., 48 MHz) in broadcast-grade video encoders and frame synchronizers.

IC Role / Device Role / Timing Role: Multi-frequency master oscillator supporting SMPTE ST 2082/ST 2081 timing standards with sub-picosecond jitter.

Use Value: Ensures zero-frame-drop video transport by meeting SMPTE RP188 jitter limits (<1.5 ps RMS) - critical for live production workflows.

Use Scenario: Serving as programmable reference in oscilloscopes, bit-error-rate testers, and arbitrary waveform generators requiring stable, switchable clock sources.

IC Role / Device Role / Timing Role: Calibration-grade timing reference with traceable stability and fast frequency switching (<20 ms settling after FS change).

Use Value: Supports automated test sequences requiring rapid clock rate changes - improves throughput in ATE systems without manual reconfiguration.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-frequency XO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si534AB000575DG	Original part - LVDS output, 3.3 V, ±20 ppm stability, 5×7 mm	Direct fit for designs requiring LVDS quad outputs and factory-programmed frequencies	Select when LVDS interface, guaranteed 0.36 ps jitter, and quad-frequency agility are mandatory
Si534BB000575DG	Same package and pinout, but LVPECL output (VDD–1.3 V common-mode, 1.5 VPP swing), higher supply current (111 mA typ)	Better suited for legacy SerDes receivers requiring LVPECL input thresholds	Choose only if target PHY or transceiver explicitly requires LVPECL signaling level compatibility

Compared with Si534AB000575DG, the Si534BB000575DG offers identical quad-frequency flexibility and stability but trades LVDS's lower power and noise immunity for LVPECL's higher drive strength and legacy compatibility - making it a functional alternative only where interface voltage levels mandate it.

Availability

534AB000575DG is available at Aetrix Electronics and suitable for networking switch timing, FPGA clock generation, and SD/HD video processing requiring stable component supply, long-lifecycle support, and guaranteed factory-programmed configurations.

Supply support for 534AB000575DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog technologies.

The Si534 family is designed as a programmable, high-stability quad-output XO platform targeting communication infrastructure, data center, and broadcast video systems where multi-frequency agility and ultra-low jitter are critical.

FAQ

What output frequencies are programmed into the 534AB000575DG?

The 534AB000575DG is factory-programmed with four specific output frequencies determined by its six-digit frequency code "000575". Per Skyworks' ordering convention, this code maps to a defined quad-frequency set within the 10–945 MHz band. Exact values are documented in the device's configuration certificate and can be retrieved via Skyworks' ClockBuilder Pro tool using the full part number 534AB000575DG.

Does the 534AB000575DG require external configuration after soldering?

No, the 534AB000575DG is fully factory-configured - all parameters including output frequencies, LVDS format, 3.3 V supply, ±20 ppm stability, and OE polarity are permanently programmed before shipment. No I²C, SPI, or other runtime configuration is needed; operation begins immediately upon power-up and valid FS[1:0] selection.

Can the 534AB000575DG operate with a 2.5 V supply?

No, the 534AB000575DG is specified exclusively for 3.3 V operation (2.97–3.63 V range), as indicated by the "A" in its second option code position. A 2.5 V variant would carry option code "E" or "F" (e.g., 534EBxxxxxDG). Using 2.5 V on 534AB000575DG risks failure to meet output voltage, jitter, and enable timing specifications.

What is the maximum load capacitance supported on the LVDS outputs of the 534AB000575DG?

The 534AB000575DG LVDS outputs are characterized for 100 Ω differential termination (50 Ω per leg to VDD/2), not capacitive loading. Exceeding 10 pF per leg or deviating from 100 Ω differential impedance degrades jitter and edge fidelity. Layout must maintain controlled 100 Ω differential impedance and minimize stubs - no explicit CL rating is provided because LVDS is a current-mode interface.

Is the 534AB000575DG pin-compatible with earlier Si534 revisions?

Yes, the 534AB000575DG uses Revision D silicon and maintains full pin, package, and functional compatibility with prior Si534 revisions (A–C) in the same 5×7 mm 8-pin package. All pin functions, electrical behavior, and timing specifications align with Rev. 1.4 datasheet - enabling drop-in replacement without PCB modification.

534AB000575DG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si534

Package/Case:: 8-SMD, No Lead

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 161.132813MHz, 167.33165MHz, 174.703084MHz, 176.838163MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVPECL

Voltage - Supply:: 3.3V

Frequency Stability:: ±20ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 121mA

Ratings:: -

Size / Dimension:: 0.276" L x 0.197" W (7.00mm x 5.00mm)

Height:: 0.071" (1.80mm)

Supplier Device Package:: -

534AB000575DG FAQ

1.How can I place an order for 534AB000575DG through Aetrix?

Please submit a Request for Quotation (RFQ) for 534AB000575DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 534AB000575DG reliable?

The price and inventory of 534AB000575DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534AB000575DG is usually 5 days.

3.What payment methods are accepted for 534AB000575DG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534AB000575DG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 534AB000575DG?

534AB000575DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 534AB000575DG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 534AB000575DG?

For technical support, including 534AB000575DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534AB000575DG requirements.

6.How does Aetrix verify that 534AB000575DG is sourced from the original manufacturer or authorized distributors?

All 534AB000575DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534AB000575DG meets industry standards.

7.What is the process for return or replacement of 534AB000575DG?

All 534AB000575DG units undergo pre-shipment inspection (PSI). If there is an issue with 534AB000575DG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 534AB000575DG part is unused and in its original packaging.

Return procedure for 534AB000575DG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…