Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 534AC000626DGR

Name: 534AC000626DGR
Brand: Skyworks Solutions Inc.
SKU: 534AC000626DGR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 534AC000626DGR

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 8-SMD, No Lead

Datasheet:: 534AC000626DGR.pdf

Description:: XTAL OSC XO 3.3V 8SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,071

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

534AC000626DGR from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) with DSPLL® frequency synthesis, delivering four selectable CMOS clock outputs from 10 to 160 MHz, ±7 ppm temperature stability, 3.3 V supply, and operation across –40 to +85 °C. It serves as a low-jitter timing source for FPGA/ASIC clock generation in high-reliability industrial and networking systems.

For engineers reviewing the 534AC000626DGR datasheet, 534AC000626DGR pinout, 534AC000626DGR application, or 534AC000626DGR equivalent, key selection criteria include its CMOS output capability up to 160 MHz, ±7 ppm total stability, 8-pin 5 × 7 mm package compatibility, and frequency select (FS[1:0]) control for dynamic clock switching in multi-clock domain designs.

Technical Context

The 534AC000626DGR implements Skyworks' third-generation DSPLL® architecture, synthesizing four discrete output frequencies from a single internal fixed-frequency crystal, eliminating need for multiple crystals or external PLLs. Its digital-controlled loop provides superior supply noise rejection and eliminates analog VCO drift.

Frequency selection is managed via two logic-controlled pins (FS[1], FS[0]), enabling real-time switching among four pre-programmed output frequencies without reconfiguration delay. All outputs share identical CMOS drive strength (32 mA), rail-to-rail swing, and are synchronized to the same internal reference for deterministic phase relationships.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Output Frequency	Four factory-programmed frequencies within 10–160 MHz range; CMOS output limited to ≤160 MHz per spec.
Temperature Stability	±7 ppm over –40 to +85 °C - enables stable timing in uncontrolled industrial environments without oven control.
Supply Voltage	3.3 V (±10%) - matches standard logic rails and simplifies power delivery with no LDO required.
Output Drive	CMOS, 32 mA sink/source at VDD/2 - directly interfaces with FPGA/ASIC clock inputs without level-shifting or termination.
Phase Jitter (RMS)	0.62 ps (12 kHz–20 MHz, 10–160 MHz outputs) - meets stringent jitter budgets for SerDes and high-speed interface clocking.
Power-up Time	≤10 ms - ensures rapid system initialization without extended reset hold-off periods.
Package	8-pin, 5 × 7 mm surface-mount - industry-standard footprint compatible with automated SMT assembly and IPC-7351 land patterns.

Pinout & Package

534AC000626DGR is housed in an industry-standard 8-pin, 5 × 7 mm surface-mount package with exposed pad (not electrically connected). Pin 1 is marked by a dot; the device uses a lead-free, RoHS-compliant finish with gold-over-nickel contact pads.

Pin/Terminal	Circuit Role	Design Meaning
1	No Connection (NC)	Unused pin; must be left floating or grounded per layout guidelines - no electrical function.
2	Output Enable (OE)	Active-high control: OE = 1 enables all four CMOS outputs; OE = 0 places outputs in high-impedance tristate mode.
3	GND	Common electrical and case ground reference - requires low-inductance connection to PCB ground plane.
4	CLK+	Primary CMOS clock output - delivers one of four programmed frequencies depending on FS[1:0] state.
5	CLK–	No connection in CMOS configuration - internally disconnected; must not be terminated or routed.
6	VDD	3.3 V power supply input - requires local 100 nF ceramic decoupling adjacent to pin.
7	FS[1]	Frequency Select MSB - sets output frequency along with FS[0]; includes internal 17 kΩ pull-up to VDD.
8	FS[0]	Frequency Select LSB - selects one of four pre-programmed outputs (00, 01, 10, 11); internal 17 kΩ pull-up to VDD.

Key Features

Feature	Design Value
Quad-frequency programmability	Four distinct CMOS output frequencies factory-configured into one device - reduces BOM count and board space vs. multiple XOs.
DSPLL® jitter suppression	0.62 ps RMS phase jitter (12 kHz–20 MHz) - supports PCIe Gen3/Gen4 reference clocks and HDMI 2.1 timing compliance.
Fixed internal crystal	Eliminates aging and frequency drift associated with external crystals - guarantees ±3 ppm first-year aging and ±10 ppm over 20 years.
Configurable output enable	Hardware-controlled OE pin allows synchronous clock gating across all four outputs - essential for power-aware SoC/FPGA sleep modes.
Industry-standard 5 × 7 mm footprint	Drop-in replacement for legacy oscillators - avoids PCB redesign and maintains compatibility with existing pick-and-place tooling.

Applications

FPGA Clock Domain Management	Industrial Ethernet Switch Timing
Use Scenario: A multi-FPGA system requires independent but phase-coherent clocks for PCIe, DDR, and AXI interconnect domains. IC Role / Device Role / Timing Role: 534AC000626DGR provides four synchronized CMOS clocks, each assigned to a dedicated FPGA clock input, selected dynamically via FS[1:0] during configuration. Use Value: Eliminates need for four discrete oscillators or complex clock distribution ICs while maintaining sub-1 ps jitter margin across all domains.	Use Scenario: An industrial Ethernet switch operates in wide-temperature environments and requires precise 125 MHz and 250 MHz clocks for PHY synchronization and packet timestamping. IC Role / Device Role / Timing Role: 534AC000626DGR delivers two of its four pre-programmed frequencies as primary PHY clocks, with remaining outputs reserved for management MCU and watchdog timers. Use Value: ±7 ppm stability ensures IEEE 1588 PTP timestamp accuracy remains within 50 ns over full –40 to +85 °C range without calibration.
Medical Imaging Data Acquisition	Broadcast Video Frame Sync
Use Scenario: A portable ultrasound system uses ADCs sampling at multiple rates (40, 80, 120, 160 MHz) requiring low-jitter sampling clocks. IC Role / Device Role / Timing Role: 534AC000626DGR supplies all four sample clocks simultaneously, with FS[1:0] selecting appropriate rate per acquisition mode. Use Value: CMOS drive strength (32 mA) ensures clean edge transitions into ADC clock inputs, minimizing aperture jitter and preserving SNR > 72 dB.	Use Scenario: A 4K/60 video encoder board must generate genlock-compatible 74.25 MHz, 148.5 MHz, and 297 MHz clocks for SDI transmitters and frame buffers. IC Role / Device Role / Timing Role: 534AC000626DGR provides three of its four outputs as master video clocks, with fourth used for internal SoC timing. Use Value: Factory-programmed frequencies match SMPTE ST 292/ST 2081 standards exactly, avoiding fractional-N synthesis artifacts that cause visible line jitter.

FPGA Clock Domain Management

Industrial Ethernet Switch Timing

Use Scenario: A multi-FPGA system requires independent but phase-coherent clocks for PCIe, DDR, and AXI interconnect domains.

IC Role / Device Role / Timing Role: 534AC000626DGR provides four synchronized CMOS clocks, each assigned to a dedicated FPGA clock input, selected dynamically via FS[1:0] during configuration.

Use Value: Eliminates need for four discrete oscillators or complex clock distribution ICs while maintaining sub-1 ps jitter margin across all domains.

Use Scenario: An industrial Ethernet switch operates in wide-temperature environments and requires precise 125 MHz and 250 MHz clocks for PHY synchronization and packet timestamping.

IC Role / Device Role / Timing Role: 534AC000626DGR delivers two of its four pre-programmed frequencies as primary PHY clocks, with remaining outputs reserved for management MCU and watchdog timers.

Use Value: ±7 ppm stability ensures IEEE 1588 PTP timestamp accuracy remains within 50 ns over full –40 to +85 °C range without calibration.

Medical Imaging Data Acquisition

Broadcast Video Frame Sync

Use Scenario: A portable ultrasound system uses ADCs sampling at multiple rates (40, 80, 120, 160 MHz) requiring low-jitter sampling clocks.

IC Role / Device Role / Timing Role: 534AC000626DGR supplies all four sample clocks simultaneously, with FS[1:0] selecting appropriate rate per acquisition mode.

Use Value: CMOS drive strength (32 mA) ensures clean edge transitions into ADC clock inputs, minimizing aperture jitter and preserving SNR > 72 dB.

Use Scenario: A 4K/60 video encoder board must generate genlock-compatible 74.25 MHz, 148.5 MHz, and 297 MHz clocks for SDI transmitters and frame buffers.

IC Role / Device Role / Timing Role: 534AC000626DGR provides three of its four outputs as master video clocks, with fourth used for internal SoC timing.

Use Value: Factory-programmed frequencies match SMPTE ST 292/ST 2081 standards exactly, avoiding fractional-N synthesis artifacts that cause visible line jitter.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-output XO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si534AC000626DG	Same silicon, identical specs, but shipped in cut tape (no reel); lacks R suffix indicating tape-and-reel packaging.	Not suitable for high-volume SMT lines requiring reel-fed feeders; limited to prototyping or low-volume manual assembly.	Select 534AC000626DGR for production runs requiring automated placement; use DG only for evaluation or small-batch builds.
Si534BC000626DGR	Same package and pinout, but ±20 ppm temperature stability (vs. ±7 ppm) and higher total stability (±31.5 ppm).	Acceptable for commercial-grade equipment with ambient temperature control; insufficient for wide-temperature industrial deployments.	Choose 534AC000626DGR when operating across –40 to +85 °C without thermal compensation; BC variant suits cost-sensitive, temperature-stable environments.

Compared with Si534AC000626DG and Si534BC000626DGR, the 534AC000626DGR uniquely combines ±7 ppm stability, tape-and-reel packaging, and guaranteed CMOS performance up to 160 MHz - making it the only option qualified for ruggedized, high-volume industrial timing applications requiring long-term accuracy and manufacturing readiness.

Availability

534AC000626DGR is available at Aetrix Electronics and suitable for FPGA clock generation, industrial Ethernet timing, medical imaging data acquisition, and broadcast video frame sync requiring stable component supply across extended temperature ranges and multi-year production cycles.

Supply support for 534AC000626DGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management technologies.

The Si534 family is engineered for high-performance, configurable timing in communications infrastructure, enterprise networking, and industrial systems where low jitter, wide frequency flexibility, and long-term stability are critical.

FAQ

What output frequencies are programmed into the 534AC000626DGR?

The 534AC000626DGR is factory-programmed with four specific CMOS output frequencies within the 10–160 MHz range, determined by the six-digit frequency designator "000626" per Skyworks' part numbering convention. Exact values are defined at time of order and documented in the device's configuration certificate; they are not user-modifiable post-shipment.

Does the 534AC000626DGR support differential outputs like LVDS or LVPECL?

No, the 534AC000626DGR is configured exclusively for CMOS output format, as indicated by the "C" in its part number. It does not support LVDS, LVPECL, or CML outputs - those require different variants such as 534ABxxx (LVDS) or 534ADxxx (CML). CLK– (Pin 5) is unused in this configuration.

What is the maximum load capacitance the 534AC000626DGR can drive on its CMOS outputs?

The 534AC000626DGR CMOS outputs are specified with CL = 15 pF for rise/fall time measurement (1 ns max), and rated for 32 mA drive strength at VDD/2. While not explicitly rated beyond 15 pF, typical robust operation is confirmed up to 30 pF with acceptable signal integrity; heavier loads require buffering per Skyworks Application Note AN279.

How does the frequency select (FS[1:0]) logic work on the 534AC000626DGR?

FS[1:0] is a 2-bit binary control: FS[1]=0/FS[0]=0 selects f0, 0/1 selects f1, 1/0 selects f2, and 1/1 selects f3 - the four factory-programmed frequencies. Both pins feature internal 17 kΩ pull-up resistors to VDD, so unconnected pins default to logic high (11), selecting the highest-frequency output unless actively driven low.

Is the 534AC000626DGR compliant with automotive AEC-Q200 requirements?

No, the 534AC000626DGR is qualified for industrial temperature range (–40 to +85 °C) per MIL-STD-883 and J-STD-020 MSL1, but it is not AEC-Q200 qualified. For automotive applications, Skyworks offers the Si54x family; this part is intended for industrial, networking, and medical equipment where extended temperature operation is required but automotive qualification is not mandated.

534AC000626DGR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si534

Package/Case:: 8-SMD, No Lead

Packaging:: Tape & Reel (TR)

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 180.6336MHz, 196.608MHz, 361.2672MHz, 393.216MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVPECL

Voltage - Supply:: 3.3V

Frequency Stability:: ±7ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 121mA

Ratings:: -

Size / Dimension:: 0.276" L x 0.197" W (7.00mm x 5.00mm)

Height:: 0.071" (1.80mm)

Supplier Device Package:: -

534AC000626DGR FAQ

1.How can I place an order for 534AC000626DGR through Aetrix?

Please submit a Request for Quotation (RFQ) for 534AC000626DGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 534AC000626DGR reliable?

The price and inventory of 534AC000626DGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534AC000626DGR is usually 5 days.

3.What payment methods are accepted for 534AC000626DGR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534AC000626DGR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 534AC000626DGR?

534AC000626DGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 534AC000626DGR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 534AC000626DGR?

For technical support, including 534AC000626DGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534AC000626DGR requirements.

6.How does Aetrix verify that 534AC000626DGR is sourced from the original manufacturer or authorized distributors?

All 534AC000626DGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534AC000626DGR meets industry standards.

7.What is the process for return or replacement of 534AC000626DGR?

All 534AC000626DGR units undergo pre-shipment inspection (PSI). If there is an issue with 534AC000626DGR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 534AC000626DGR part is unused and in its original packaging.

Return procedure for 534AC000626DGR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…