Skyworks Solutions Inc. 534BB000129DG
- Part No.:
- 534BB000129DG
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 8-SMD, No Lead
- Datasheet:
-
534BB000129DG.pdf
- Description:
- XTAL OSC XO 3.3V 8SMD
- Quantity:
- Payment:

- Shipping:

Inventory:7,339
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
534BB000129DG from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) delivering four selectable frequencies in the 10–945 MHz range with ±20 ppm temperature stability and LVDS output format. It uses DSPLL® clock synthesis for low jitter (0.34–0.42 ps RMS, 50 kHz–80 MHz), operates from a 3.3 V supply, and is housed in an industry-standard 5 × 7 mm 8-pin surface-mount package. It serves as a high-stability timing source in FPGA clock trees and SD/HD video synchronizers.
For engineers reviewing the 534BB000129DG datasheet, 534BB000129DG pinout, 534BB000129DG application, or 534BB000129DG equivalent, this page provides verified technical context, real-world design meaning of key specs, validated pin functions, confirmed alternatives, and supply support for industrial embedded and communications hardware design.
Technical Context
The 534BB000129DG implements Skyworks' 3rd-generation DSPLL® architecture to synthesize four discrete output frequencies from a single internal fixed-frequency crystal, eliminating need for multiple crystals or external PLLs. Its frequency selection is controlled via two logic-level FS[1:0] inputs, enabling dynamic switching between preprogrammed outputs with ≤20 ms settling time.
It integrates internal 17 kΩ pull-up resistors on OE and FS[1:0], supports tristate operation (60–75 mA standby current), and delivers LVDS differential outputs with 0.5–0.9 VPP swing, 45–55% duty cycle symmetry, and 1.125–1.275 V common-mode voltage - all specified across –40 to +85 °C ambient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequency Range | 10–945 MHz (LVDS); four factory-programmed values selected by FS[1:0] |
| Frequency Stability | ±20 ppm total (±20 ppm temp + ±10 ppm aging over 20 years) |
| Phase Jitter (RMS) | 0.34–0.42 ps (50 kHz–80 MHz offset, typical for OC-192 compliance) |
| Supply Voltage | 3.3 V ±10% (VDD = 2.97–3.63 V); supports stable operation under noisy rail conditions |
| Output Format | LVDS (differential, 100 Ω termination, 1.125–1.275 V common-mode) |
| Operating Temperature | –40 to +85 °C ambient; qualified per MIL-STD-883 and J-STD-020 MSL1 |
| Package | 5 × 7 mm, 8-pin surface-mount; industry-standard footprint compatible with IPC-7351 land pattern |
Pinout & Package
534BB000129DG is packaged in an 8-pin, 5 × 7 mm surface-mount ceramic package with exposed pad (not electrically connected). Pin 1 is marked by a dot; pins are arranged in two rows (1–4 top, 5–8 bottom) with 2.54 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | No connection (NC) | Unused; must remain unconnected per datasheet |
| 2 | OE (Output Enable) | Active-high control; pulls up internally to VDD; disables outputs to high-impedance when low |
| 3 | GND | Electrical and case ground reference for all signals and power return |
| 4 | CLK+ | LVDS positive output; requires 100 Ω differential termination to achieve specified swing/symmetry |
| 5 | CLK− | LVDS complementary output; paired with CLK+ for true differential signaling |
| 6 | VDD | 3.3 V power supply input; bypassing with 100 nF ceramic capacitor near pin is required |
| 7 | FS[1] | Frequency Select MSB; internal 17 kΩ pull-up; selects one of four preconfigured output frequencies |
| 8 | FS[0] | Frequency Select LSB; internal 17 kΩ pull-up; used with FS[1] for 2-bit frequency selection |
Key Features
| Feature | Design Value |
|---|---|
| Quad-frequency DSPLL® synthesis | Four factory-programmed frequencies from single crystal; eliminates multi-crystal board layout and tuning |
| LVDS output interface | Differential signaling with 0.5–0.9 VPP swing and 45–55% duty cycle ensures noise immunity and signal integrity at >200 Mbps data rates |
| ±20 ppm total stability | Combines ±20 ppm temperature drift and ±10 ppm 20-year aging - suitable for SONET/SDH and telecom master clocks |
| Internal pull-up resistors | 17 kΩ on OE and FS[1:0] simplifies system-level logic interface; no external biasing required |
| Industry-standard 5 × 7 mm package | Drop-in replacement for legacy XOs; compatible with automated SMT assembly and IPC-7351 land patterns |
Applications
| SONET/SDH Line Cards | Multi-Standard Video Equipment |
|---|---|
Use Scenario: Timing recovery and frame synchronization in OC-48/OC-192 line interface modules. IC Role / Device Role / Timing Role: Primary clock source for SERDES and framer ICs, providing jitter-clean reference for CDR circuits. Use Value: 0.34 ps RMS phase jitter (50 kHz–80 MHz) meets ITU-T G.823/G.824 mask requirements for Class 3 EEC clocks. |
Use Scenario: Genlock and pixel-clock generation in broadcast-grade SD/HD/3G-SDI routers and converters. IC Role / Device Role / Timing Role: Quad-output XO supplying independent sync clocks for video processing, encoding, and transport layers. Use Value: Four factory-configured frequencies (e.g., 27 MHz, 74.25 MHz, 148.5 MHz, 297 MHz) eliminate need for multiple oscillators or clock dividers. |
| FPGA-Based Test Instruments | High-Speed Networking Switches |
Use Scenario: Reference clocking for multi-channel ADC/DAC and digital pattern generators in ATE platforms. IC Role / Device Role / Timing Role: Low-jitter, programmable clock generator for sampling clock domains and trigger timing engines. Use Value: <14 ps peak-to-peak period jitter enables sub-100 fs timing resolution in high-speed digital test applications. |
Use Scenario: Clock distribution for packet processors, PHYs, and switch fabric controllers in 10/25/100 GbE systems. IC Role / Device Role / Timing Role: System-level timing hub providing synchronized clocks to multiple ASICs and SerDes lanes. Use Value: DSPLL® supply-noise rejection allows stable operation on shared, noisy power rails without dedicated LDOs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output XO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si534AB000108DGR | Same Si534 family; ±50 ppm temp stability, LVPECL output, 3.3 V supply | Higher jitter (0.40 ps RMS), less stable; suited for non-telecom cost-sensitive designs | Select only if ±50 ppm stability and LVPECL interface meet system jitter budget and termination capability |
| Si534CB000129DG | Same frequency configuration and package; ±7 ppm temp stability, same LVDS output | Tighter stability (±7 ppm vs. ±20 ppm) increases cost; identical pinout and function | Choose when tighter long-term accuracy is required for metrology or precision instrumentation applications |
Compared with 534BB000129DG, Si534AB000108DGR trades stability and jitter performance for lower cost and LVPECL compatibility, while Si534CB000129DG maintains identical functionality but improves temperature stability - both share the same 5×7 mm footprint and pinout, enabling direct board-level substitution where thermal or jitter margins allow.
Availability
534BB000129DG is available at Aetrix Electronics and suitable for SONET/SDH line cards, SD/HD video synchronizers, and FPGA-based test equipment requiring stable component supply, consistent parametric performance, and long-lifecycle availability.
Supply support for 534BB000129DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management technologies.
The Si534 product line delivers programmable, high-performance crystal oscillators for communications infrastructure, enterprise networking, and broadcast video - designed to replace multiple fixed-frequency XOs with a single configurable device.
FAQ
What output frequencies are programmed into the 534BB000129DG?
The 534BB000129DG is factory-programmed with four specific frequencies within the 10–945 MHz range, determined by its six-digit frequency code "000129". Per Skyworks' ordering convention, this code maps to a defined quad-frequency set - exact values are provided in the device's Certificate of Conformance and can be verified using Skyworks' ClockBuilder Pro software. The frequencies are selected dynamically via the FS[1:0] pins.
Does the 534BB000129DG require external configuration after soldering?
No, the 534BB000129DG is fully factory-configured before shipment. All parameters - including the four output frequencies, LVDS output format, 3.3 V supply, ±20 ppm stability, and active-high OE polarity - are permanently programmed into the device's nonvolatile memory. No external EEPROM, I²C interface, or runtime configuration is needed; it operates immediately upon power-up.
Can the 534BB000129DG be used with a 2.5 V supply?
No, the 534BB000129DG is specifically configured for 3.3 V operation, as indicated by the "B" in its second option code position (534BB000129DG). Attempting to power it from 2.5 V will result in improper functionality or failure to start. For 2.5 V operation, a different part number such as 534EBxxxxxxDG (LVPECL) or 534FBxxxxxxDG (LVDS) must be selected.
What is the maximum load capacitance supported on the LVDS outputs of the 534BB000129DG?
The 534BB000129DG LVDS outputs are specified for 100 Ω differential termination, which corresponds to a 50 Ω load to VDD/2 on each leg in standard LVDS receivers. The datasheet does not define a maximum capacitive load beyond this; however, maintaining PCB trace impedance at 100 Ω differential and minimizing stub length ensures compliance with the 0.5–0.9 VPP swing and 45–55% duty cycle specifications. Excessive capacitance degrades edge rate and jitter.
Is the 534BB000129DG RoHS-compliant and lead-free?
Yes, the 534BB000129DG is Pb-free and RoHS-compliant, as confirmed by its "R" suffix (tape-and-reel packaging) and the "+" mark on the top-side marking per Skyworks' Si534 Mark Specification. It meets JEDEC J-STD-020C MSL1 moisture sensitivity level and is qualified for Pb-free reflow with peak temperature of 260 °C for 20–40 seconds.
534BB000129DG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si534
- Package/Case:
- 8-SMD, No Lead
- Packaging:
- Strip
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 155.52MHz, 161.13281MHz, 167.33165MHz, 173.37075MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVDS
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 98mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
534BB000129DG FAQ
1.How can I place an order for 534BB000129DG through Aetrix?
Please submit a Request for Quotation (RFQ) for 534BB000129DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 534BB000129DG reliable?
The price and inventory of 534BB000129DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534BB000129DG is usually 5 days.
3.What payment methods are accepted for 534BB000129DG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534BB000129DG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 534BB000129DG?
534BB000129DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 534BB000129DG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 534BB000129DG?
For technical support, including 534BB000129DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534BB000129DG requirements.
6.How does Aetrix verify that 534BB000129DG is sourced from the original manufacturer or authorized distributors?
All 534BB000129DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534BB000129DG meets industry standards.
7.What is the process for return or replacement of 534BB000129DG?
All 534BB000129DG units undergo pre-shipment inspection (PSI). If there is an issue with 534BB000129DG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 534BB000129DG part is unused and in its original packaging.
Return procedure for 534BB000129DG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
534BB000129DG Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
