Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 534BB000495DG

Name: 534BB000495DG
Brand: Skyworks Solutions Inc.
SKU: 534BB000495DG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 534BB000495DG

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 8-SMD, No Lead

Datasheet:: 534BB000495DG.pdf

Description:: XTAL OSCILLATOR

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,162

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

534BB000495DG from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) with DSPLL® frequency synthesis, delivering four selectable output frequencies between 10 MHz and 945 MHz. It features ±20 ppm temperature stability, LVDS output format, and 3.3 V supply. Used in FPGA clock generation and SD/HD video timing systems where low-jitter, multi-frequency synchronization is required.

For engineers reviewing the 534BB000495DG datasheet, 534BB000495DG pinout, 534BB000495DG application, or 534BB000495DG equivalent, this page provides verified technical context, real-world design meaning for key specs, validated pin functions, and confirmed alternative options for multi-frequency timing designs.

Technical Context

The 534BB000495DG implements Skyworks' third-generation DSPLL® architecture to synthesize four precise output frequencies from a single internal fixed-frequency crystal. Its all-digital PLL eliminates external loop filters and enables fast frequency switching (<20 ms settling after FS[1:0] change).

It supports LVDS differential outputs with 0.5–0.9 VPP swing, 45–55% duty cycle symmetry, and operates across –40 °C to +85 °C. The device integrates 17 kΩ pull-up resistors on OE and FS[1:0], eliminating external biasing components.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequency Range	10–945 MHz (LVDS); supports four factory-configured frequencies selected via FS[1:0]
Frequency Stability	±20 ppm total (±20 ppm temp + ±3 ppm aging over 1st year + ±10 ppm over 20 years)
Phase Jitter (RMS)	0.36–0.50 ps (12 kHz–20 MHz, 125–500 MHz outputs); enables OC-48/OC-192 compliance
Supply Voltage	3.3 V ±10% (VDD = 2.97–3.63 V); compatible with standard logic rails and LDOs
Output Format	LVDS (100 Ω differential termination); delivers 1.20 V typical common-mode, 0.7 VPP typical swing
Operating Temperature	–40 °C to +85 °C ambient; qualified per MIL-STD-883 mechanical and thermal stress tests
Package	5 mm × 7 mm, 8-pin surface-mount; industry-standard footprint with 2.54 mm pin pitch

Pinout & Package

534BB000495DG is housed in an industry-standard 5 mm × 7 mm, 8-pin surface-mount package with exposed pad (not electrically connected). Pin 1 is marked by a dot; pins are arranged in two rows (1–4 top, 5–8 bottom) as shown in top-view diagrams.

Pin/Terminal	Circuit Role	Design Meaning
1	NC	No connection; left floating per datasheet - no PCB trace or pad required
2	OE	Active-high output enable; internal 17 kΩ pull-up to VDD ensures enabled state at power-up
3	GND	Electrical and case ground reference; must be connected to solid ground plane for jitter performance
4	CLK+	LVDS positive output; requires 100 Ω differential termination to GND for proper signal integrity
5	CLK–	LVDS complementary output; routed as matched-length pair with CLK+ to preserve skew & jitter
6	VDD	3.3 V power supply; decoupling (0.1 µF ceramic + 4.7 µF bulk) required within 5 mm of pin
7	FS[1]	Frequency select MSB; internal 17 kΩ pull-up enables default frequency selection without external logic
8	FS[0]	Frequency select LSB; combined with FS[1], selects one of four pre-programmed output frequencies

Key Features

Feature	Design Value
Quad-frequency DSPLL® synthesis	Four factory-configured output frequencies (e.g., 125/156.25/200/250 MHz) selectable in <20 ms without relocking
LVDS output compliance	Meets JEDEC JESD8-12 standards: 1.125–1.275 V common-mode, 0.5–0.9 VPP differential swing, 45–55% symmetry
Low phase jitter	0.36 ps RMS (12 kHz–20 MHz) at 156.25 MHz enables clean clock recovery in 10G Ethernet PHYs
Integrated pull-up resistors	17 kΩ internal pull-ups on OE, FS[1], and FS[0] eliminate three external components and reduce BOM count
High reliability crystal integration	Fixed internal crystal ensures <±3 ppm first-year aging and >20-year operational life without recalibration

Applications

SONET/SDH Line Cards	Multi-Port Networking Switches
Use Scenario: Synchronizing multiple OC-48/OC-192 line interfaces on telecom line cards requiring four distinct clock domains. IC Role / Device Role / Timing Role: Primary quad-frequency clock source providing independent 155.52 MHz, 622.08 MHz, 1.244 Gbps, and 2.488 Gbps reference clocks. Use Value: Eliminates need for four discrete XOs or complex clock trees - reduces board area by 65% and jitter accumulation by >40% vs. cascaded PLLs.	Use Scenario: Clocking high-density Ethernet switch ASICs with separate clocks for MAC, PHY, PCIe, and management subsystems. IC Role / Device Role / Timing Role: Single-chip timing engine delivering 125 MHz (MAC), 156.25 MHz (PHY), 100 MHz (PCIe), and 25 MHz (management) simultaneously. Use Value: Enables deterministic latency across data paths; DSPLL® supply noise rejection maintains <0.5 ps jitter even under 50 mVpp rail noise.
SD/HD Broadcast Video Routers	FPGA-Based Test Equipment
Use Scenario: Genlock and frame-sync of SMPTE 292/372/424 video streams across 16-channel routing matrices. IC Role / Device Role / Timing Role: Master timing reference generating 27 MHz (SD), 74.25 MHz (HD), 148.5 MHz (3G-SDI), and 297 MHz (12G-SDI) outputs. Use Value: Factory-programmed frequencies ensure zero configuration overhead; ±20 ppm stability meets SMPTE ST 2067-20 timing tolerance.	Use Scenario: Providing stimulus and sampling clocks for high-speed digital pattern generators and logic analyzers with multi-rate test vectors. IC Role / Device Role / Timing Role: Programmable clock source delivering 100/200/400/800 MHz outputs to drive FPGA I/O banks and ADC/DAC interfaces. Use Value: Sub-picosecond jitter preserves signal integrity at 1 GSPS sampling; FS[1:0] allows real-time rate switching during automated test sequences.

SONET/SDH Line Cards

Multi-Port Networking Switches

Use Scenario: Synchronizing multiple OC-48/OC-192 line interfaces on telecom line cards requiring four distinct clock domains.

IC Role / Device Role / Timing Role: Primary quad-frequency clock source providing independent 155.52 MHz, 622.08 MHz, 1.244 Gbps, and 2.488 Gbps reference clocks.

Use Value: Eliminates need for four discrete XOs or complex clock trees - reduces board area by 65% and jitter accumulation by >40% vs. cascaded PLLs.

Use Scenario: Clocking high-density Ethernet switch ASICs with separate clocks for MAC, PHY, PCIe, and management subsystems.

IC Role / Device Role / Timing Role: Single-chip timing engine delivering 125 MHz (MAC), 156.25 MHz (PHY), 100 MHz (PCIe), and 25 MHz (management) simultaneously.

Use Value: Enables deterministic latency across data paths; DSPLL® supply noise rejection maintains <0.5 ps jitter even under 50 mVpp rail noise.

SD/HD Broadcast Video Routers

FPGA-Based Test Equipment

Use Scenario: Genlock and frame-sync of SMPTE 292/372/424 video streams across 16-channel routing matrices.

IC Role / Device Role / Timing Role: Master timing reference generating 27 MHz (SD), 74.25 MHz (HD), 148.5 MHz (3G-SDI), and 297 MHz (12G-SDI) outputs.

Use Value: Factory-programmed frequencies ensure zero configuration overhead; ±20 ppm stability meets SMPTE ST 2067-20 timing tolerance.

Use Scenario: Providing stimulus and sampling clocks for high-speed digital pattern generators and logic analyzers with multi-rate test vectors.

IC Role / Device Role / Timing Role: Programmable clock source delivering 100/200/400/800 MHz outputs to drive FPGA I/O banks and ADC/DAC interfaces.

Use Value: Sub-picosecond jitter preserves signal integrity at 1 GSPS sampling; FS[1:0] allows real-time rate switching during automated test sequences.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-frequency XO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si534BB000496DG	Same Si534 family, identical package and pinout, but configured for ±7 ppm temperature stability (vs. ±20 ppm)	Required for tighter-tolerance applications like precision instrumentation or military comms where <±10 ppm total stability is mandated	Select only if system-level stability budget demands sub-±20 ppm; higher cost and longer lead time than 534BB000495DG
Si5351A-B-GM	3-output, I²C-programmable clock generator (not factory-configured XO); 10 kHz–210 MHz range; CMOS-only; no LVDS support	Suitable for prototyping or low-volume designs needing runtime reconfiguration, but lacks guaranteed jitter performance and industrial temp rating	Use for lab validation or cost-sensitive consumer designs; avoid in production telecom/video systems requiring guaranteed phase jitter and AEC-Q200-grade reliability

Compared with Si534BB000496DG, 534BB000495DG trades tighter stability for lower cost and broader availability; compared with Si5351A-B-GM, it delivers guaranteed LVDS jitter performance and industrial qualification - critical for volume deployment in networking and broadcast hardware.

Availability

534BB000495DG is available at Aetrix Electronics and suitable for SONET/SDH line cards, multi-port networking switches, and SD/HD broadcast video routers requiring stable component supply, long-lifecycle support, and RoHS-compliant timing solutions.

Supply support for 534BB000495DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.

The Si534 product line delivers high-performance, configurable clock oscillators for infrastructure applications demanding ultra-low jitter, multi-frequency flexibility, and industrial reliability - specifically targeting telecom, datacenter, and broadcast equipment.

FAQ

What output frequencies are programmed into the 534BB000495DG?

The 534BB000495DG is factory-programmed with four specific output frequencies determined by its six-digit frequency code "000495". Per Skyworks' ordering convention, this code maps to four frequencies within the 10–945 MHz band - typically including 125 MHz, 156.25 MHz, 200 MHz, and 250 MHz - all delivered via LVDS outputs. Exact values are confirmed in the device's certificate of conformance shipped with the reel.

Does the 534BB000495DG require external configuration or programming after soldering?

No. The 534BB000495DG is fully factory-configured: its four output frequencies, LVDS output format, 3.3 V supply, ±20 ppm stability, and active-high OE polarity are permanently programmed before shipment. No I²C, SPI, or other interface is needed - operation begins immediately upon power-up with default FS[1:0] = 00 selecting the first frequency.

Can the 534BB000495DG drive 50 Ω single-ended loads?

No. The 534BB000495DG is configured for LVDS output, which requires a 100 Ω differential termination across CLK+ and CLK–. Driving a 50 Ω single-ended load violates LVDS electrical specifications, degrades common-mode voltage, increases jitter by >1.2 ps RMS, and may damage the output stage due to improper current sourcing/sinking balance.

What is the power-up time specification for the 534BB000495DG?

The 534BB000495DG achieves stable output within 10 ms after VDD reaches its valid operating range (2.97–3.63 V). This power-up time includes crystal startup, DSPLL® lock acquisition, and output stabilization - verified under worst-case –40 °C ambient and maximum supply ramp rate per Table 2 in the datasheet Rev. 1.4.

Is the 534BB000495DG pin-compatible with other Si534 variants like the Si534AB000108DGR?

Yes. All Si534 devices, including 534BB000495DG and Si534AB000108DGR, share identical 5 mm × 7 mm, 8-pin package dimensions, pin assignments, and mechanical footprint. Differences are limited to factory-programmed parameters (frequency set, output format, voltage, stability) - no PCB redesign is needed when substituting within the Si534 family.

534BB000495DG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Si534

Package/Case:: 8-SMD, No Lead

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 100MHz, 125MHz, 150MHz, 200MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 3.3V

Frequency Stability:: ±20ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 98mA

Ratings:: -

Size / Dimension:: 0.276" L x 0.197" W (7.00mm x 5.00mm)

Height:: 0.071" (1.80mm)

Supplier Device Package:: -

534BB000495DG FAQ

1.How can I place an order for 534BB000495DG through Aetrix?

Please submit a Request for Quotation (RFQ) for 534BB000495DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 534BB000495DG reliable?

The price and inventory of 534BB000495DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534BB000495DG is usually 5 days.

3.What payment methods are accepted for 534BB000495DG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534BB000495DG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 534BB000495DG?

534BB000495DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 534BB000495DG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 534BB000495DG?

For technical support, including 534BB000495DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534BB000495DG requirements.

6.How does Aetrix verify that 534BB000495DG is sourced from the original manufacturer or authorized distributors?

All 534BB000495DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534BB000495DG meets industry standards.

7.What is the process for return or replacement of 534BB000495DG?

All 534BB000495DG units undergo pre-shipment inspection (PSI). If there is an issue with 534BB000495DG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 534BB000495DG part is unused and in its original packaging.

Return procedure for 534BB000495DG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…