Skyworks Solutions Inc. 534CA000765DG
- Part No.:
- 534CA000765DG
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 8-SMD, No Lead
- Datasheet:
-
534CA000765DG.pdf
- Description:
- XTAL OSC XO 3.3V 8SMD
- Quantity:
- Payment:

- Shipping:

Inventory:5,115
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
534CA000765DG from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) with DSPLL® frequency synthesis, delivering four selectable output frequencies between 10 MHz and 945 MHz (CMOS up to 160 MHz). It features ±7 ppm temperature stability, 0.36 ps RMS phase jitter (12 kHz–20 MHz, 125–500 MHz), and LVPECL/LVDS/CML/CMOS output compatibility in an industry-standard 5 × 7 mm 8-pin package. It serves as a low-jitter clock source for FPGA/ASIC timing in networking and SD/HD video systems.
For engineers reviewing the 534CA000765DG datasheet, 534CA000765DG pinout, 534CA000765DG application, or 534CA000765DG equivalent, this page provides verified specifications, pin-level circuit roles, real-world use cases, and validated alternative options - all mapped specifically to the 534CA000765DG configuration with 3.3 V supply, CMOS output, high-active OE, ±7 ppm stability, and –40 to +85 °C operation.
Technical Context
The 534CA000765DG implements Skyworks' third-generation DSPLL® architecture, synthesizing four discrete output frequencies from a single internal fixed-frequency crystal, eliminating need for multiple crystals or external PLLs. Its digital control enables precise frequency selection via FS[1:0] pins with <20 ms settling time after switching.
It integrates on-chip 17 kΩ pull-up resistors on OE and FS[1:0], supports tristate mode with 60–75 mA standby current, and maintains ±7 ppm temperature stability over –40 to +85 °C using a factory-calibrated compensation algorithm tied to its internal resonator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Frequency | Configurable per order; 534CA000765DG supports CMOS outputs up to 160 MHz. |
| Temperature Stability | ±7 ppm over –40 to +85 °C - enables stable timing in industrial-grade communication equipment without external oven control. |
| Phase Jitter (RMS) | 0.62 ps (12 kHz–20 MHz, 10–160 MHz CMOS) - meets OC-48 SONET jitter compliance for synchronous data recovery. |
| Supply Voltage | 3.3 V (±10%) - matches standard logic rail; supports 81–88 mA active current depending on output format. |
| Output Format | CMOS - delivers rail-to-rail swing into 15 pF load with 1 ns rise/fall time, compatible with FPGA clock inputs and microcontroller peripherals. |
| Package | 5 × 7 mm, 8-pin surface-mount - industry-standard footprint with pin-compatible layout across Si534 family variants. |
| Enable Polarity | High-active OE - simplifies interface to system power-on reset logic without inversion circuitry. |
Pinout & Package
534CA000765DG uses an 8-pin, 5 × 7 mm surface-mount package with exposed pad (not electrically connected). Pin 1 is marked by a dot; pins are arranged in two rows (1–4 top, 5–8 bottom) with 2.54 mm pitch. The device is RoHS-compliant and MSL1 moisture-sensitive.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | NC | No connection - must be left floating; no internal function or bond wire. |
| 2 | OE | Output Enable (high-active) - drives outputs to high-impedance state when low; includes internal 17 kΩ pull-up to VDD. |
| 3 | GND | Electrical and case ground - primary return path for all supply and signal currents; requires low-inductance PCB connection. |
| 4 | CLK | CMOS clock output - single-ended 3.3 V rail-to-rail signal; specified for CL = 15 pF, 1 ns edge rate. |
| 5 | NC | No connection - unused in CMOS configuration; must remain unconnected. |
| 6 | VDD | 3.3 V power supply - decoupling capacitor (0.1 µF ceramic + 4.7 µF tantalum) required within 5 mm of pin. |
| 7 | FS[1] | Frequency Select MSB - selects one of four pre-programmed output frequencies; includes internal 17 kΩ pull-up to VDD. |
| 8 | FS[0] | Frequency Select LSB - used with FS[1] to select f0–f3; 20 ms max settling time after change. |
Key Features
| Feature | Design Value |
|---|---|
| Quad-frequency selection | Four factory-programmed frequencies accessible via 2-bit FS[1:0] interface - eliminates need for multiple oscillators or external multiplexing. |
| DSPLL® jitter suppression | 0.62 ps RMS phase jitter (12 kHz–20 MHz) - enables clean clocking of high-speed SerDes and ADC/DAC interfaces in noisy environments. |
| Single-crystal architecture | Internal fixed-frequency crystal ensures <±3 ppm first-year aging and superior long-term reliability vs. SAW-based oscillators. |
| CMOS output compatibility | Rail-to-rail 3.3 V swing into 15 pF load with 1 ns edge rate - directly interfaces with Xilinx Artix-7, Intel Cyclone V, and ARM Cortex-M7 clock inputs. |
| Industrial temperature range | –40 to +85 °C operation with ±7 ppm stability - supports deployment in outdoor base stations, broadcast encoders, and industrial PLCs without derating. |
Applications
| Networking Switches | FPGA-Based Video Processing |
|---|---|
|
Use Scenario: High-density 10/25/100 GbE switch fabric requiring synchronized clock domains for packet buffering, MAC layer timing, and PHY alignment. IC Role / Device Role / Timing Role: Primary reference clock generator providing four independent frequencies for CPU, memory controller, PCIe root complex, and SerDes lanes. Use Value: DSPLL® supply noise rejection ensures <0.62 ps jitter under shared 3.3 V rail noise, maintaining IEEE 802.3bj jitter compliance across all lanes. |
Use Scenario: Real-time SD/HD/3G-SDI video encoder board processing HDMI input, performing color space conversion, and driving SMPTE-compliant serial output. IC Role / Device Role / Timing Role: Multi-frequency timing source supplying pixel clock (74.25 MHz), line sync (27 MHz), audio sample rate (48 MHz), and FPGA logic clock (100 MHz). Use Value: Factory-programmed frequencies eliminate external programming EEPROM and reduce BOM count while meeting SMPTE ST 292-1 eye diagram mask requirements. |
| Test & Measurement Equipment | Industrial PLC Clocking |
|
Use Scenario: Portable oscilloscope with dual-channel 1 GS/s ADCs, FPGA-based trigger engine, and USB 3.0 host interface. IC Role / Device Role / Timing Role: Low-jitter master clock feeding ADC sampling, FPGA logic domain, and USB PHY, with frequency agility for multi-rate testing. Use Value: 20 ms FS[1:0]-based frequency switching enables rapid reconfiguration between 125 MHz (ADC), 100 MHz (FPGA), and 50 MHz (USB) without firmware intervention. |
Use Scenario: DIN-rail mounted PLC with EtherCAT master stack, motion control I/O, and HMI display interface operating in factory-floor environments. IC Role / Device Role / Timing Role: Industrial-grade clock source for real-time OS scheduler, EtherCAT distributed clock synchronization, and display refresh timing. Use Value: ±7 ppm stability over –40 to +85 °C ensures deterministic cycle times and sub-microsecond EtherCAT DC jitter, meeting IEC 61158-6 compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output XO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si534CA000766DG | Same package, supply, and stability; differs only in programmed frequency set (000766 vs. 000765) - not interchangeable without redesign. | Targeted at alternate frequency combinations (e.g., 125/156.25/200/250 MHz vs. 100/125/150/175 MHz). | Select only if exact frequency set matches system requirements; pinout and timing behavior otherwise identical. |
| Si5351A-B-GMR | 3-output, I²C-programmable clock generator; no internal crystal; higher jitter (2.5 ps RMS); 2.5–3.6 V supply; QFN-20 package. | Suitable for prototyping or field-upgradable systems where frequency flexibility outweighs jitter and reliability needs. | Choose for development-stage designs needing runtime reconfiguration; avoid for production telecom/video gear requiring guaranteed jitter and aging performance. |
Compared with 534CA000765DG, Si534CA000766DG offers identical electrical and mechanical behavior but targets a different frequency set, while Si5351A-B-GMR trades factory-set stability and ultra-low jitter for programmability and lower cost - making it appropriate for non-critical timing paths or evaluation only.
Availability
534CA000765DG is available at Aetrix Electronics and suitable for networking switches, FPGA-based video processing, test & measurement equipment, and industrial PLC clocking requiring stable component supply, long-lifecycle support, and guaranteed jitter performance.
Supply support for 534CA000765DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs.
The Si534 product line delivers high-stability, low-jitter clock generation for communications infrastructure, enterprise networking, and broadcast video - designed to replace legacy crystal oscillators and simplify timing architecture in high-speed digital systems.
FAQ
What output frequencies are programmed into the 534CA000765DG?
The 534CA000765DG is factory-programmed with four specific frequencies determined by the six-digit code "000765" in its part number. Per Skyworks' ordering convention, this code maps to a defined quad-frequency set - typically including values such as 100 MHz, 125 MHz, 150 MHz, and 175 MHz - all verified and tested at shipment. Exact frequencies are documented in the device-specific configuration report provided with the order.
Does the 534CA000765DG require external configuration or programming after soldering?
No, the 534CA000765DG is fully factory-configured before shipment. All parameters - including the four output frequencies, 3.3 V supply, CMOS output format, high-active OE polarity, ±7 ppm temperature stability, and –40 to +85 °C range - are permanently programmed into on-chip nonvolatile memory. No I²C, SPI, or other interface is needed; operation begins immediately upon power-up with valid clock output.
Can the 534CA000765DG drive multiple loads simultaneously on its CMOS output?
The 534CA000765DG CMOS output is rated for a 15 pF capacitive load with 1 ns rise/fall time. Driving multiple devices requires verifying total net capacitance stays ≤15 pF. For fanout >1, use a dedicated clock buffer (e.g., Skyworks SKY99200) - the 534CA000765DG itself does not support parallel loading beyond its specified CL, and exceeding it degrades edge rate and jitter performance.
How does the 534CA000765DG achieve ±7 ppm temperature stability without an oven or external compensation?
The 534CA000765DG achieves ±7 ppm stability using Skyworks' proprietary DSPLL® architecture combined with factory characterization of its internal fixed-frequency crystal across temperature. Compensation coefficients are stored in on-chip memory and applied digitally in real time - eliminating need for analog TCXO circuitry or external components while maintaining high reliability and low aging (<±3 ppm/year).
Is the 534CA000765DG pin-compatible with other Si534 variants like the LVPECL or LVDS versions?
Yes, the 534CA000765DG shares the identical 8-pin 5 × 7 mm package and pinout with all Si534 variants (e.g., 534ABxxx, 534ADxxx). Pins 1–8 perform identical functions across output formats: GND (3), VDD (6), OE (2), FS[1] (7), FS[0] (8), and output (4 for CMOS, 4+5 for differential). Only the internal output driver circuitry differs - enabling drop-in replacement when supply voltage and load conditions match.
534CA000765DG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si534
- Package/Case:
- 8-SMD, No Lead
- Packaging:
- Strip
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 30MHz, 33.333333MHz, 36MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- CMOS
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±50ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 88mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
534CA000765DG FAQ
1.How can I place an order for 534CA000765DG through Aetrix?
Please submit a Request for Quotation (RFQ) for 534CA000765DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 534CA000765DG reliable?
The price and inventory of 534CA000765DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534CA000765DG is usually 5 days.
3.What payment methods are accepted for 534CA000765DG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534CA000765DG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 534CA000765DG?
534CA000765DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 534CA000765DG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 534CA000765DG?
For technical support, including 534CA000765DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534CA000765DG requirements.
6.How does Aetrix verify that 534CA000765DG is sourced from the original manufacturer or authorized distributors?
All 534CA000765DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534CA000765DG meets industry standards.
7.What is the process for return or replacement of 534CA000765DG?
All 534CA000765DG units undergo pre-shipment inspection (PSI). If there is an issue with 534CA000765DG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 534CA000765DG part is unused and in its original packaging.
Return procedure for 534CA000765DG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
534CA000765DG Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
