Skyworks Solutions Inc. 534FB002370DG
- Part No.:
- 534FB002370DG
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 8-SMD, No Lead
- Datasheet:
-
534FB002370DG.pdf
- Description:
- XTAL OSC XO 2.5V 8SMD
- Quantity:
- Payment:

- Shipping:

Inventory:7,702
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
534FB002370DG from Skyworks Solutions is a quad-output, factory-programmed crystal oscillator (XO) with DSPLL® frequency synthesis, delivering four selectable LVDS output frequencies between 10 MHz and 945 MHz. It operates from a 2.5 V supply, offers ±20 ppm total frequency stability over –40 to +85 °C, and achieves 0.34 ps RMS phase jitter (50 kHz–80 MHz, OC-192) for high-speed serial link timing in networking equipment.
For engineers reviewing the 534FB002370DG datasheet, 534FB002370DG pinout, 534FB002370DG application, or 534FB002370DG equivalent, this device serves as a low-jitter, multi-frequency clock source requiring precise frequency selection via FS[1:0], output enable control, and stable LVDS signaling in FPGA-based infrastructure platforms.
Technical Context
The 534FB002370DG implements Skyworks' third-generation DSPLL® architecture, synthesizing four distinct output frequencies from a single internal fixed-frequency crystal-eliminating need for multiple crystals while maintaining high reliability and low aging (±3 ppm first-year drift). Its all-digital PLL enables superior supply noise rejection and fast frequency switching (≤20 ms settling after FS[1:0] change).
It supports LVDS differential outputs with 0.7 VPP typical swing, 45–55% duty cycle symmetry, and operates across –40 to +85 °C ambient with 2.5 V supply. The device integrates internal 17 kΩ pull-up resistors on OE and FS[1:0] pins, simplifying system-level interface design without external biasing components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Nominal Output Frequency Range | 10–945 MHz (LVDS mode); supports four factory-configured frequencies selected by FS[1:0] |
| Supply Voltage | 2.5 V (±10% tolerance; 2.25–2.75 V), confirmed by ordering code 'F' in position 2 of part number |
| Output Format | LVDS differential pair (CLK+/CLK−); requires 100 Ω differential termination |
| Frequency Stability | ±20 ppm total (including ±20 ppm temperature stability + ±10 ppm aging over 20 years) |
| Phase Jitter (RMS) | 0.34 ps (50 kHz–80 MHz integration band, OC-192 compliant) - critical for 10G+ SerDes clock recovery |
| Operating Temperature | –40 to +85 °C ambient - qualified per MIL-STD-883 and J-STD-020 MSL1 |
| Package | 5 × 7 mm, 8-pin surface-mount package with industry-standard footprint and lead-free/RoHS compliance |
Pinout & Package
534FB002370DG is housed in an industry-standard 5 × 7 mm, 8-pin surface-mount package with exposed pad (not electrically connected). Pin 1 is marked by a dot; the device uses a top-view layout with GND at Pin 3, VDD at Pin 6, and dual-purpose FS[1]/FS[0] pins enabling four discrete output frequencies.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | No Connection (NC) | Unbonded; must be left floating or tied to GND for mechanical stability |
| 2 | OE (Output Enable) | Active-high control: drives outputs into high-impedance state when low; internal 17 kΩ pull-up to VDD |
| 3 | GND | Electrical and case ground reference; connects to PCB ground plane for noise immunity |
| 4 | CLK+ | LVDS positive output; 100 Ω differential termination required to CLK− |
| 5 | CLK− | LVDS complementary output; forms differential pair with CLK+ for EMI reduction |
| 6 | VDD | 2.5 V power supply input; bypass capacitor (0.1 µF) required near pin for PSRR optimization |
| 7 | FS[1] | Frequency Select MSB; selects one of four preprogrammed output frequencies with FS[0]; internal 17 kΩ pull-up |
| 8 | FS[0] | Frequency Select LSB; used with FS[1] to configure output frequency (00/01/10/11) |
Key Features
| Feature | Design Value |
|---|---|
| Quad-frequency DSPLL® synthesis | Enables four independent, factory-set output frequencies from one fixed crystal-reducing BOM count and board space vs. discrete XO solutions |
| LVDS differential output | Provides 0.7 VPP typical swing, <350 ps rise/fall time, and 45–55% duty cycle-meeting JEDEC SSTL and SerDes receiver input requirements |
| ±20 ppm total stability | Guarantees timing margin for SONET/SDH, 10GbE, and CPRI applications without external calibration or compensation circuitry |
| 2.5 V supply operation | Aligns with modern FPGA I/O voltage rails (e.g., Xilinx UltraScale+, Intel Agilex), eliminating level-shifting components |
| Fast frequency switching | 20 ms max settling time after FS[1:0] change-supports dynamic clock domain reconfiguration in adaptive systems |
Applications
| 10 Gigabit Ethernet Line Cards | FPGA-Based Test Equipment |
|---|---|
Use Scenario: High-density line cards requiring four synchronized clocks for MAC, PHY, SERDES, and management interfaces. IC Role / Device Role / Timing Role: Primary quad-output timing source providing 156.25 MHz, 312.5 MHz, 625 MHz, and 1.25 GHz LVDS clocks with sub-picosecond jitter. Use Value: Eliminates need for four separate oscillators and associated layout constraints, reducing PCB layer count and improving signal integrity across backplane traces. |
Use Scenario: Automated test equipment generating programmable stimulus and capture clocks for mixed-signal IC validation. IC Role / Device Role / Timing Role: Reconfigurable clock generator delivering precise, low-jitter sampling clocks for ADC/DAC subsystems and pattern generators. Use Value: Enables on-the-fly frequency changes via FS[1:0] without firmware reload-accelerating test sequence iteration and reducing test cycle time. |
| SD/HD Video Broadcast Encoders | Optical Transport Network (OTN) Switches |
Use Scenario: Multi-format video encoders supporting SMPTE ST 2081 (12G-SDI), ST 2082 (24G-SDI), and HDMI 2.1 timing. IC Role / Device Role / Timing Role: Synchronized master clock generator supplying 74.25 MHz, 148.5 MHz, 297 MHz, and 594 MHz LVDS outputs for pixel clock, audio clock, and ancillary data domains. Use Value: Maintains <0.5 ps RMS jitter across all outputs-ensuring bit-error-rate compliance in 12G-SDI serial links up to 100 m over coaxial cable. |
Use Scenario: OTN switches routing 100G/400G client-side interfaces (e.g., OTU4, FlexO) with strict jitter accumulation budgets. IC Role / Device Role / Timing Role: Low-phase-noise clock source feeding CDR circuits for OTL4.4 and OTL4.10 lanes operating at 25.78125 Gbps and 53.125 Gbps. Use Value: Delivers –144 dBc/Hz @ 1 MHz offset (622.08 MHz LVPECL mode) - meeting ITU-T G.823/G.825 jitter transfer requirements for core transport nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-output oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5342B-B05184-GM | Same Si534 family; 3.3 V LVPECL output; ±7 ppm temp stability; 0.25 ps jitter (12 kHz–20 MHz) | Better jitter performance but higher supply voltage and different output format limits use in 2.5 V LVDS-only designs | Select only if system uses 3.3 V rails and requires tighter initial accuracy (±1.5 ppm) and lower jitter at OC-48 bandwidth |
| ICS8430I-01LG | Quad LVDS XO (IDT/Renesas); fixed 100/125/156.25/200 MHz outputs; ±50 ppm stability; 0.6 ps jitter (12 kHz–20 MHz) | Non-programmable frequencies limit flexibility; higher jitter and wider stability spec reduce margin in 10G+ systems | Consider only for cost-sensitive, non-reconfigurable applications where exact frequencies match and jitter budget allows ≥0.6 ps |
Compared with 534FB002370DG, the Si5342B-B05184-GM offers superior jitter and tighter stability but requires 3.3 V and LVPECL termination, while the ICS8430I-01LG provides fixed frequencies at lower cost but lacks reconfigurability and fails to meet stringent OC-192 jitter requirements.
Availability
534FB002370DG is available at Aetrix Electronics and suitable for 10G Ethernet line cards, FPGA-based test equipment, SD/HD video broadcast encoders, and optical transport network switches requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for 534FB002370DG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management technologies for communications infrastructure and high-performance electronics.
The Si534 product line delivers programmable, multi-output crystal oscillators using DSPLL® technology-designed specifically for high-speed networking, datacenter, broadcast video, and test instrumentation applications demanding low jitter, frequency flexibility, and robust thermal stability.
FAQ
What output frequencies are programmed into the 534FB002370DG?
The 534FB002370DG is factory-programmed with four specific LVDS output frequencies determined by its six-digit configuration code '002370'. Per Skyworks' ordering convention, this code maps to four frequencies within the 10–945 MHz range, selected during manufacturing and documented in the device's configuration report. The exact values are not publicly decoded in the datasheet but are fixed and verified at shipment; users select them via Skyworks' ClockBuilder Pro tool prior to order placement.
Does the 534FB002370DG support CMOS output mode?
No, the 534FB002370DG does not support CMOS output. Its ordering code 'F' indicates 2.5 V supply with LVDS output format (per Table on page 7 of the datasheet). CMOS is only available for part numbers with option codes 'G', 'J', 'T', or 'V'; the 'F' suffix explicitly denotes LVDS. Attempting to drive CMOS loads will violate output voltage and current specifications and may cause timing errors or device stress.
What is the function of the NC pin (Pin 1) on the 534FB002370DG?
Pin 1 of the 534FB002370DG is designated NC (No Connection) and is internally unconnected. It must not be soldered to any net on the PCB. While it may be left floating, best practice is to tie it to GND for mechanical reinforcement and improved thermal dissipation-provided no electrical connection is made to active circuitry. This pin has no functional role in power, signal, or control paths.
How does the 534FB002370DG achieve ±20 ppm total frequency stability?
The 534FB002370DG achieves ±20 ppm total stability by combining ±20 ppm temperature stability (over –40 to +85 °C), ±3 ppm first-year aging, and ±1.5 ppm initial accuracy at +25 °C. These values are guaranteed at time of shipment and reflect worst-case cumulative deviation across all specified conditions-enabling reliable timing in telecom and industrial environments without recalibration.
Can the 534FB002370DG be used in place of a traditional single-output XO?
Yes, the 534FB002370DG can replace a single-output XO by configuring only one of its four frequencies (e.g., setting FS[1:0] = 00 permanently) and leaving other selections unused. Its LVDS output, 2.5 V supply, and 5×7 mm footprint maintain compatibility with standard XO layouts, while offering headroom for future multi-clock upgrades without board redesign.
534FB002370DG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Si534
- Package/Case:
- 8-SMD, No Lead
- Packaging:
- Strip
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 156.25MHz, 312.5MHz, 625MHz, 644MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- LVDS
- Voltage - Supply:
- 2.5V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 98mA
- Ratings:
- -
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height:
- 0.071" (1.80mm)
- Supplier Device Package:
- -
534FB002370DG FAQ
1.How can I place an order for 534FB002370DG through Aetrix?
Please submit a Request for Quotation (RFQ) for 534FB002370DG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 534FB002370DG reliable?
The price and inventory of 534FB002370DG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 534FB002370DG is usually 5 days.
3.What payment methods are accepted for 534FB002370DG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 534FB002370DG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 534FB002370DG?
534FB002370DG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 534FB002370DG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 534FB002370DG?
For technical support, including 534FB002370DG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 534FB002370DG requirements.
6.How does Aetrix verify that 534FB002370DG is sourced from the original manufacturer or authorized distributors?
All 534FB002370DG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 534FB002370DG meets industry standards.
7.What is the process for return or replacement of 534FB002370DG?
All 534FB002370DG units undergo pre-shipment inspection (PSI). If there is an issue with 534FB002370DG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 534FB002370DG part is unused and in its original packaging.
Return procedure for 534FB002370DG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
534FB002370DG Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
