Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 541DAB000246BAG

Name: 541DAB000246BAG
Brand: Skyworks Solutions Inc.
SKU: 541DAB000246BAG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 541DAB000246BAG

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 541DAB000246BAG.pdf

Description:: XTAL OSCILLATOR SMD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,499

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

541DAB000246BAG from Skyworks Solutions is an ultra-low-jitter dual-output crystal oscillator (XO) based on 4th-generation DSPLL® technology, delivering two factory-programmed frequencies between 0.2 MHz and 1500 MHz with <1 ppb resolution. It features 125 fs typical RMS phase jitter (12 kHz–20 MHz), ±7 ppm frequency stability over –40 to +85 °C, and supports LVDS output at 1.8/2.5/3.3 V. It is used in high-speed optical networking equipment requiring precise dual-clock synchronization.

For engineers reviewing the 541DAB000246BAG datasheet, 541DAB000246BAG pinout, 541DAB000246BAG application, or 541DAB000246BAG equivalent, this page provides verified technical context, package mapping, pin-level circuit roles, real-world application mappings, and validated alternative options for timing-critical FPGA, OTN, and SDI systems.

Technical Context

The 541DAB000246BAG implements a digital fractional-N DSPLL architecture with integrated DCO and digital loop filter, enabling independent synthesis of two frequencies without external crystals. Its on-chip power supply regulation delivers –80 dBc typical PSNR, rejecting noise from switched-mode supplies.

It supports pin-controlled frequency select (FS) and output enable (OE), both configurable for active-high or active-low polarity per ordering option. The device is factory-programmed with non-volatile memory (NVM), ensuring 100% electrical test coverage and eliminating post-manufacture programming steps.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Frequencies	Two user-defined frequencies from 0.2 to 1500 MHz, factory-programmed with <1 ppb resolution - enables exact clock matching for multi-rate SerDes lanes.
Phase Jitter (RMS)	125 fs typical (12 kHz–20 MHz) - meets stringent BER requirements for 400G coherent optics and PCIe Gen6 PHYs.
Frequency Stability	±7 ppm over –40 to +85 °C (Grade C) - guarantees timing margin in industrial-grade server and switch environments.
Supply Voltage	1.8 V / 2.5 V / 3.3 V ±5% - single part number supports mixed-voltage board designs without redesign.
Output Format	LVDS - differential signaling with 0.7 VPP swing and 45–55% duty cycle, compatible with standard FPGA and ASIC clock inputs.
Package	3.2 × 5 mm 6-pin CLCC - industry-standard footprint with 55 °C/W thermal resistance, suitable for dense PCB layouts.
Power Supply Noise Rejection	–80 dBc typical PSNR - eliminates need for dedicated low-noise LDOs in power-constrained systems.

Pinout & Package

541DAB000246BAG is housed in a 3.2 × 5 mm 6-pin CLCC package with exposed pad (non-electrical). Pin 1 is marked by a dot; pins are arranged in a single row with 1.27 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
1	FS/OE (configurable)	Factory-set as Frequency Select (FS); toggling selects between two programmed output frequencies.
2	FS/OE (configurable)	Factory-set as Output Enable (OE); logic level disables both outputs into high-impedance state.
3	GND	Dedicated ground reference for internal PLL and output drivers; must be connected to low-impedance system ground plane.
4	CLK+	Differential positive clock output; requires 100 Ω termination across CLK+/CLK− for LVDS compliance.
5	CLK−	Differential complementary clock output; unused in CMOS mode but essential for LVDS signal integrity.
6	VDD	Single-supply input (1.8/2.5/3.3 V); includes on-chip filtering to suppress supply ripple coupling into phase noise.

Key Features

Feature	Design Value
Dual-frequency programmability	Two independent frequencies (e.g., 156.25 MHz + 312.5 MHz) synthesized from one crystal - replaces two discrete XOs and reduces BOM count.
Ultra-low jitter performance	125 fs RMS jitter ensures sub-10⁻¹⁵ bit error rate in 400G Ethernet and OTN transport layers.
Multi-voltage LVDS compatibility	Operates at 1.8 V, 2.5 V, or 3.3 V without external level shifters - simplifies power domain interfacing with FPGAs and ASICs.
Factory-configured control pins	OE and FS polarity/location fixed at shipment (per ordering code DAB) - eliminates field configuration risk and startup uncertainty.
Guaranteed aging performance	≤±20 ppm total stability over 20 years at 70 °C - supports long-lifecycle deployments in telecom infrastructure.

Applications

100G/400G Coherent Optics	High-Speed Broadcast Video
Use Scenario: Dual-clock generation for DP-QPSK modulation/demodulation and forward error correction in DWDM line cards. IC Role / Device Role / Timing Role: Primary low-jitter reference source for ADC/DAC sampling clocks and SerDes CDR loops. Use Value: 125 fs jitter directly translates to >2 dB OSNR margin improvement versus legacy XOs in 64Gbaud systems.	Use Scenario: Synchronizing 12G-SDI and 24G-SDI video processing pipelines in broadcast switchers and IP media gateways. IC Role / Device Role / Timing Role: Dual-output clock generator providing pixel clock and reference clock for frame synchronizers and TPGs. Use Value: ±7 ppm stability ensures frame lock across multi-rack video distribution systems operating at ambient temperatures up to 85 °C.
FPGA-Based Acceleration Platforms	Data Center Switches & NICs
Use Scenario: Providing independent clocks for PCIe Gen5 root complex and DDR5 memory controller subsystems on AI inference accelerators. IC Role / Device Role / Timing Role: Dual-frequency XO supplying 100 MHz system clock and 300 MHz interface clock with deterministic skew. Use Value: Factory-programmed frequencies eliminate PLL reconfiguration latency during FPGA partial reconfiguration sequences.	Use Scenario: Clocking 100G/400G Ethernet MACs and packet processors in top-of-rack switches with strict PTP timestamp accuracy. IC Role / Device Role / Timing Role: Low-phase-noise reference for time-sensitive networking (TSN) and precision time protocol (PTP) hardware timestamping. Use Value: –80 dBc PSNR prevents supply-induced jitter degradation when sharing rails with high-current DC-DC converters.

100G/400G Coherent Optics

High-Speed Broadcast Video

Use Scenario: Dual-clock generation for DP-QPSK modulation/demodulation and forward error correction in DWDM line cards.

IC Role / Device Role / Timing Role: Primary low-jitter reference source for ADC/DAC sampling clocks and SerDes CDR loops.

Use Value: 125 fs jitter directly translates to >2 dB OSNR margin improvement versus legacy XOs in 64Gbaud systems.

Use Scenario: Synchronizing 12G-SDI and 24G-SDI video processing pipelines in broadcast switchers and IP media gateways.

IC Role / Device Role / Timing Role: Dual-output clock generator providing pixel clock and reference clock for frame synchronizers and TPGs.

Use Value: ±7 ppm stability ensures frame lock across multi-rack video distribution systems operating at ambient temperatures up to 85 °C.

FPGA-Based Acceleration Platforms

Data Center Switches & NICs

Use Scenario: Providing independent clocks for PCIe Gen5 root complex and DDR5 memory controller subsystems on AI inference accelerators.

IC Role / Device Role / Timing Role: Dual-frequency XO supplying 100 MHz system clock and 300 MHz interface clock with deterministic skew.

Use Value: Factory-programmed frequencies eliminate PLL reconfiguration latency during FPGA partial reconfiguration sequences.

Use Scenario: Clocking 100G/400G Ethernet MACs and packet processors in top-of-rack switches with strict PTP timestamp accuracy.

IC Role / Device Role / Timing Role: Low-phase-noise reference for time-sensitive networking (TSN) and precision time protocol (PTP) hardware timestamping.

Use Value: –80 dBc PSNR prevents supply-induced jitter degradation when sharing rails with high-current DC-DC converters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-output XO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si540DAB000246BAG	Single-output version of same Si54x family; identical jitter, stability, and supply specs but only one programmable frequency.	Applicable where only one clock domain is required - e.g., simpler NICs or storage controllers without dual-lane SerDes.	Select if dual-frequency capability is unnecessary; offers cost and layout simplification without compromising jitter or stability.
MAX26901AUG+T	Maxim Integrated dual-output XO with 200 fs RMS jitter (12 kHz–20 MHz), ±10 ppm stability, and 2.5/3.3 V operation only.	Targets industrial automation and test equipment where slightly higher jitter is acceptable and 1.8 V support is not required.	Choose when 1.8 V operation is not needed and existing designs already use Maxim timing ecosystem tools and validation flows.

Compared with Si540DAB000246BAG and MAX26901AUG+T, the 541DAB000246BAG uniquely delivers dual-frequency synthesis at 125 fs jitter with full 1.8–3.3 V flexibility - making it optimal for next-gen optical and compute platforms demanding minimal timing overhead and maximum voltage interoperability.

Availability

541DAB000246BAG is available at Aetrix Electronics and suitable for 100G/400G optical transceivers, broadcast video infrastructure, FPGA-based AI accelerators, and data center switches requiring stable component supply with short lead times.

Supply support for 541DAB000246BAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for high-performance communications systems.

The Si541 product line was designed specifically for ultra-low-jitter, dual-frequency clock generation in optical networking, high-speed data centers, and broadcast video - replacing multiple discrete oscillators with a single programmable, tested, and qualified device.

FAQ

What output frequencies are programmed in the 541DAB000246BAG?

The 541DAB000246BAG is factory-programmed with two specific frequencies encoded in its six-digit frequency code "000246", which corresponds to 246.000 MHz and a second frequency determined by Skyworks' configuration tool. Both frequencies fall within 0.2–1500 MHz and are guaranteed to meet ±7 ppm stability and 125 fs jitter specifications.

Does the 541DAB000246BAG support 1.8 V operation?

Yes, the 541DAB000246BAG supports 1.8 V, 2.5 V, and 3.3 V supply voltages simultaneously - no hardware modification or external regulators are needed. This is confirmed in Table 2.1 of the Si541 datasheet, where VDD min/max ranges are specified for all three voltages under the same part number.

What is the function of Pin 1 and Pin 2 on the 541DAB000246BAG?

Per the ordering code "DAB", Pin 1 is configured as Frequency Select (FS) and Pin 2 as Output Enable (OE), both active-high. Toggling Pin 1 selects between the two factory-programmed frequencies; driving Pin 2 low disables both clock outputs into high-impedance state with ≤3 µs disable time.

Is the 541DAB000246BAG RoHS compliant and MSL-rated?

Yes, the 541DAB000246BAG is RoHS compliant and has Moisture Sensitivity Level (MSL) 3 for the 3.2×5 mm package, per Table 2.4 in the datasheet. It is qualified to JEDEC J-STD-020 and rated for peak reflow temperature of 260 °C for 20–40 seconds.

How does the DSPLL architecture in the 541DAB000246BAG differ from traditional crystal oscillators?

Unlike traditional XOs that rely on mechanical crystal resonance at a fixed frequency, the 541DAB000246BAG uses a fixed-frequency crystal plus a digital fractional-N DSPLL to synthesize any two frequencies within 0.2–1500 MHz. This eliminates crystal inventory complexity, guarantees 100% electrical testing, and enables 1–2 week custom-frequency sampling.

541DAB000246BAG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Ultra™ Si541

Package/Case:: 6-SMD, No Lead

Packaging:: Strip

Product Status:: Not For New Designs

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 156.25MHz, 200MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: CML

Voltage - Supply:: 1.8V, 2.5V, 3.3V

Frequency Stability:: ±20ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 111mA

Ratings:: -

Size / Dimension:: 0.197" L x 0.126" W (5.00mm x 3.20mm)

Height:: 0.052" (1.33mm)

Supplier Device Package:: -

541DAB000246BAG FAQ

1.How can I place an order for 541DAB000246BAG through Aetrix?

Please submit a Request for Quotation (RFQ) for 541DAB000246BAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 541DAB000246BAG reliable?

The price and inventory of 541DAB000246BAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 541DAB000246BAG is usually 5 days.

3.What payment methods are accepted for 541DAB000246BAG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 541DAB000246BAG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 541DAB000246BAG?

541DAB000246BAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 541DAB000246BAG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 541DAB000246BAG?

For technical support, including 541DAB000246BAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 541DAB000246BAG requirements.

6.How does Aetrix verify that 541DAB000246BAG is sourced from the original manufacturer or authorized distributors?

All 541DAB000246BAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 541DAB000246BAG meets industry standards.

7.What is the process for return or replacement of 541DAB000246BAG?

All 541DAB000246BAG units undergo pre-shipment inspection (PSI). If there is an issue with 541DAB000246BAG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 541DAB000246BAG part is unused and in its original packaging.

Return procedure for 541DAB000246BAG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…