Skyworks Solutions Inc. 541EAB000346BBG
- Part No.:
- 541EAB000346BBG
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Pin Configurable/Selectable Oscillators
- Package:
- 6-SMD, No Lead
- Datasheet:
-
541EAB000346BBG.pdf
- Description:
- XTAL OSCILLATOR SMD
- Quantity:
- Payment:

- Shipping:

Inventory:2,481
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
541EAB000346BBG from Skyworks Solutions is an ultra-low-jitter dual-output crystal oscillator (XO) based on 4th-generation DSPLL® technology, delivering two factory-programmed frequencies between 0.2 MHz and 1500 MHz with <1 ppb resolution. It features 125 fs typical RMS phase jitter (12 kHz–20 MHz), ±7 ppm frequency stability over –40 to +85 °C, and supports LVPECL/LVDS/CML/HCSL/CMOS/Dual CMOS output formats. It is deployed in high-speed optical networking equipment requiring precise, noise-immune clock synthesis.
For engineers reviewing the 541EAB000346BBG datasheet, 541EAB000346BBG pinout, 541EAB000346BBG application, or 541EAB000346BBG equivalent, this page provides verified technical context, package-validated pin functions, real-world application mappings, and confirmed alternative options for dual-frequency timing in 100G/400G coherent optics, FPGA clocking, and broadcast video systems.
Technical Context
The 541EAB000346BBG implements a digitally controlled oscillator (DCO) within a fractional-N DSPLL architecture, enabling independent, glitch-free switching between two user-defined frequencies via the FS pin. Its on-chip digital loop filter and phase detector eliminate external loop components while maintaining sub-200 fs jitter across integer and fractional outputs.
It integrates power supply regulation with –80 dBc typical PSNR and supports 1.8 V / 2.5 V / 3.3 V operation from a single part number. The device uses a fixed-frequency crystal resonator combined with programmable dividers and format-selectable low-noise drivers - eliminating crystal-bin dependencies and enabling 1–2 week custom-frequency sampling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequencies | Two factory-programmed frequencies from 0.2–1500 MHz (LVPECL/LVDS/CML), 0.2–400 MHz (HCSL), or 0.2–250 MHz (CMOS) |
| Phase Jitter (RMS) | 125 fs typical (12 kHz–20 MHz) for differential outputs in 2.5×3.2 mm and 3.2×5 mm packages |
| Frequency Stability | ±7 ppm over –40 to +85 °C (Grade C), including aging, load pulling, and VDD variation over 20 years |
| Supply Voltage | 1.8 V, 2.5 V, or 3.3 V ±5% - same part number supports all three rails without redesign |
| Output Formats | LVPECL, LVDS, CML, HCSL, CMOS, or Dual CMOS (in-phase or complementary) |
| PSNR | –83 dBc typical at 100–1000 kHz ripple (LVDS 156.25 MHz output) |
| Package | 3.2×5 mm 6-pin CLCC with MSL Level 1, Au/Ni contact pads, ΘJA = 55 °C/W |
Pinout & Package
541EAB000346BBG is housed in a 3.2×5 mm 6-pin CLCC package (Moisture Sensitivity Level 1), with gold/nickel contact pads and industry-standard land pattern per IPC-7351. Thermal resistance is 55 °C/W (junction-to-ambient) under still-air conditions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | FS/OE (configurable) | Pin 1 or Pin 2 serves as Frequency Select (FS) or Output Enable (OE), depending on factory programming; OE active-high includes 50 kΩ pull-up to VDD |
| 3 | GND | Dedicated ground terminal; must be connected to system ground plane for optimal jitter and PSNR performance |
| 4 | CLK+ | Differential clock output positive terminal; used for LVPECL/LVDS/CML/HCSL; not used in CMOS mode |
| 5 | CLK− | Differential clock output negative terminal; required for all differential formats; unused in CMOS mode |
| 6 | VDD | Single-supply input (1.8/2.5/3.3 V); internal regulation enables stable operation despite switched-mode supply noise |
Key Features
| Feature | Design Value |
|---|---|
| Dual selectable frequencies | Enables single-device replacement of two discrete XOs - reduces BOM count and board space in multi-clock systems |
| 125 fs RMS phase jitter | Meets stringent BER requirements in 400G OTN and coherent optical modules where timing margin is critical |
| –80 dBc PSNR | Allows direct integration into noisy digital subsystems (e.g., CPU/FPGA power domains) without external LDO filtering |
| Factory-configurable OE/FS pin location | Eliminates layout redesign when changing control logic polarity or pin assignment across product generations |
| 1–2 week custom-frequency sampling | Accelerates prototyping and qualification cycles versus traditional crystal-based XOs requiring long crystal lead times |
Applications
| 100G/400G Coherent Optics | FPGA/ASIC Clocking |
|---|---|
Use Scenario: Provides reference clocks for DP-QPSK modulator/demodulator ICs and ADC/DAC sampling in CFP2/OSFP transceivers. IC Role / Device Role / Timing Role: Dual-output XO supplies synchronized 156.25 MHz and 644.53125 MHz clocks to SerDes PHY and DSP cores. Use Value: Sub-130 fs jitter ensures <1e-15 BER under PAM4 modulation; eliminates need for external jitter cleaners. |
Use Scenario: Generates primary and auxiliary clocks for Xilinx Versal or Intel Agilex FPGAs in AI inference accelerators. IC Role / Device Role / Timing Role: Delivers 300 MHz system clock and 100 MHz configuration clock with independent OE control. Use Value: Dual CMOS output option supports in-phase clocks to multiple voltage domains without skew-inducing buffers. |
| Broadcast Video (12G-SDI) | Servers & NICs |
Use Scenario: Supplies master timing for SMPTE ST 2082-1 compliant 12G-SDI encoders/decoders in live production switchers. IC Role / Device Role / Timing Role: Provides 297 MHz pixel clock and 74.25 MHz line-sync clock with <±10 ps cycle-to-cycle jitter. Use Value: Guaranteed 7 ppm stability over temperature prevents frame sync loss during extended studio operation. |
Use Scenario: Synchronizes PCIe Gen5 root complexes and Ethernet controllers in cloud-scale servers. IC Role / Device Role / Timing Role: Generates 100 MHz PCIe REFCLK and 25 MHz management clock with LVDS outputs. Use Value: On-chip PSNR rejection allows placement near VRMs without compromising PCIe link training success rate. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-frequency oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si540AAB000346BBG | Single-output variant of Si541 family; identical jitter (125 fs), stability (±7 ppm), and package; lacks FS pin and second frequency path | Suitable only where one clock domain is needed; cannot replace dual-frequency requirement of 541EAB000346BBG | Select only if system design uses only one of the two required frequencies - avoids over-spec'ing cost and complexity |
| ICS8430I-01LG | Fixed dual-output XO (125 MHz + 250 MHz); no programmability; 250 fs RMS jitter; 3.3 V only; 5×7 mm package | Limited to pre-defined frequency pairs; no field reconfiguration; higher jitter limits system scalability beyond 100G | Consider for cost-sensitive, volume-manufactured systems with static clocking needs and no future upgrade path |
Compared with Si540AAB000346BBG and ICS8430I-01LG, the 541EAB000346BBG uniquely delivers field-selectable dual frequencies with ultra-low jitter and multi-voltage support - enabling flexible, future-proof clock architecture in high-performance optical and compute platforms.
Availability
541EAB000346BBG is available at Aetrix Electronics and suitable for 100G/400G optical transceivers, FPGA-based AI accelerators, broadcast video infrastructure, and enterprise server timing applications requiring stable component supply, rapid customization, and guaranteed long-term availability.
Supply support for 541EAB000346BBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management technologies for communications, automotive, and industrial markets.
The Si541 Ultra Series™ is designed specifically for high-speed digital systems demanding ultra-low jitter, dual-frequency flexibility, and robust noise immunity - targeting next-generation optical networking, data center infrastructure, and professional AV equipment.
FAQ
What output frequencies does the 541EAB000346BBG support?
The 541EAB000346BBG supports two factory-programmed frequencies ranging from 0.2 MHz to 1500 MHz for LVPECL/LVDS/CML outputs, 0.2–400 MHz for HCSL, and 0.2–250 MHz for CMOS. The exact pair is defined at order time using Skyworks' online configurator, and both frequencies maintain <1 ppb resolution and 125 fs typical jitter across the range. The 541EAB000346BBG does not support user runtime reprogramming.
How is frequency selection implemented on the 541EAB000346BBG?
Frequency selection on the 541EAB000346BBG is controlled by the FS (Frequency Select) pin, which toggles between the two pre-programmed output frequencies. The FS pin is configurable during ordering to reside on Pin 1 or Pin 2 and may share the pin with OE functionality. Settling time after FS change is guaranteed at ≤10 ms, with no glitch or phase discontinuity due to the DSPLL architecture.
Does the 541EAB000346BBG require external loop filtering or crystal load capacitors?
No. The 541EAB000346BBG integrates a complete 4th-generation DSPLL with on-chip digital loop filter, DCO, and phase detector - eliminating all external loop components. It uses a fixed-frequency crystal resonator (not user-selectable), and no load capacitors or tuning networks are required. This simplifies layout and improves reliability versus traditional XO designs.
What is the power supply noise rejection capability of the 541EAB000346BBG?
The 541EAB000346BBG achieves –83 dBc typical PSNR (power supply noise rejection) when subjected to 50 mVpp ripple at 100–1000 kHz, measured on a 156.25 MHz LVDS output. This is enabled by integrated on-die supply regulation and filtering, allowing direct connection to switched-mode power supplies without additional LDOs or ferrite beads in most applications.
Can the 541EAB000346BBG operate from 1.8 V, 2.5 V, and 3.3 V simultaneously?
No - the 541EAB000346BBG operates from a single VDD supply rail, but that rail may be 1.8 V, 2.5 V, or 3.3 V ±5%, selected at time of order. All output formats (LVPECL, LVDS, etc.) and internal circuitry are fully compatible with any of these voltages without hardware or firmware changes. The same 541EAB000346BBG part number supports all three supply options.
541EAB000346BBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- Ultra™ Si541
- Package/Case:
- 6-SMD, No Lead
- Packaging:
- Strip
- Product Status:
- Active
- Base Resonator:
- Crystal
- Type:
- XO (Standard)
- Frequency - Output 1:
- 10MHz
- Frequency - Output 2:
- -
- Frequency - Output 3:
- -
- Frequency - Output 4:
- -
- Function:
- Enable/Disable
- Output:
- HCSL
- Voltage - Supply:
- 1.8V, 2.5V, 3.3V
- Frequency Stability:
- ±20ppm
- Operating Temperature:
- -40°C ~ 85°C
- Current - Supply (Max):
- 125mA
- Ratings:
- -
- Size / Dimension:
- 0.197" L x 0.126" W (5.00mm x 3.20mm)
- Height:
- 0.052" (1.33mm)
- Supplier Device Package:
- -
541EAB000346BBG FAQ
1.How can I place an order for 541EAB000346BBG through Aetrix?
Please submit a Request for Quotation (RFQ) for 541EAB000346BBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 541EAB000346BBG reliable?
The price and inventory of 541EAB000346BBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 541EAB000346BBG is usually 5 days.
3.What payment methods are accepted for 541EAB000346BBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 541EAB000346BBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 541EAB000346BBG?
541EAB000346BBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 541EAB000346BBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 541EAB000346BBG?
For technical support, including 541EAB000346BBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 541EAB000346BBG requirements.
6.How does Aetrix verify that 541EAB000346BBG is sourced from the original manufacturer or authorized distributors?
All 541EAB000346BBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 541EAB000346BBG meets industry standards.
7.What is the process for return or replacement of 541EAB000346BBG?
All 541EAB000346BBG units undergo pre-shipment inspection (PSI). If there is an issue with 541EAB000346BBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 541EAB000346BBG part is unused and in its original packaging.
Return procedure for 541EAB000346BBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
541EAB000346BBG Tags

-
ASEMDHC-L-R
Abracon LLC

-
513FCA000270AAG
Skyworks Solutions Inc.

-
LMK61PD0A2-SIAT
Texas Instruments
-
ASEMDLV-LR
Abracon LLC
-
AMPDAFI-A09T
Abracon LLC
-
AMPDEFH-A04T
Abracon LLC
-
534DC000596DG
Skyworks Solutions Inc.
-
ASEMCLV
Abracon LLC

-
DSC6021CI2A-009TT
Microchip Technology

-
DSC6021CI2A-009UT
Microchip Technology

-
DSC6021CI2A-009WT
Microchip Technology

-
DSC6021CI2A-009YT
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
