Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Pin Configurable/Selectable Oscillators

Skyworks Solutions Inc. 547BCA002580BCG

Name: 547BCA002580BCG
Brand: Skyworks Solutions Inc.
SKU: 547BCA002580BCG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 547BCA002580BCG

Manufacturer:: Skyworks Solutions Inc.

Category:: Pin Configurable/Selectable Oscillators

Package:: 8-SMD, No Lead

Datasheet:: 547BCA002580BCG.pdf

Description:: DIFFERENTIAL/SINGLE-ENDED; QUAD

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:8,575

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

547BCA002580BCG from Skyworks Solutions is a factory-programmed quad-output ultra-low-jitter crystal oscillator (XO) delivering four user-selectable frequencies from 0.2 to 1500 MHz with <1 ppb resolution. It uses 4th-generation DSPLL® technology, achieves 80 fs typical RMS phase jitter (12 kHz–20 MHz), and supports LVPECL/LVDS/CML/HCSL/CMOS/Dual CMOS outputs in a 5×7 mm CLCC package. It serves as a timing source for high-speed serial interfaces in 100G/400G Ethernet and coherent optical modules.

For engineers reviewing the 547BCA002580BCG datasheet, 547BCA002580BCG pinout, 547BCA002580BCG application, or 547BCA002580BCG equivalent, this page provides verified technical context, pin-level circuit roles, real-world application mappings, and validated alternative options - all derived from Skyworks' official Si547 Ultra Series datasheet (Rev. 206615A, May 2023).

Technical Context

The 547BCA002580BCG implements a digital fractional-N DSPLL architecture with on-chip crystal reference, enabling simultaneous generation of four independent output frequencies without external crystals. Its phase-locked loop includes a digital loop filter, DCO, and fractional divider, supporting both integer and fractional synthesis across its full 0.2–1500 MHz range.

It integrates on-die power supply regulation and filtering, achieving –80 dBc typical PSNR and rejecting noise from switched-mode supplies. Frequency selection is controlled via two logic-level pins (FS0, FS1), while output enable (OE) polarity and location are factory-configured per ordering option.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Count	Quad-frequency: four independently selectable outputs via FS[1:0] pins
Frequency Range	0.2–1500 MHz (LVPECL/LVDS/CML); 0.2–400 MHz (HCSL); 0.2–250 MHz (CMOS)
Phase Jitter (RMS)	80 fs typical (12 kHz–20 MHz, ≥200 MHz, 5×7 mm package, differential formats)
Supply Voltage	1.8 V, 2.5 V, or 3.3 V ±5% - single part number supports all three rails
Temp Stability	±7 ppm over –40°C to +85°C (Grade C, total stability ±20 ppm including aging)
Package	5×7 mm 8-pin CLCC (lead-free, RoHS-compliant, MSL Level 1)
Power Supply Noise Rejection	–83 dBc typical (100–1000 kHz ripple, LVDS @156.25 MHz)

Pinout & Package

547BCA002580BCG is housed in a 5×7 mm 8-pin ceramic leadless chip carrier (CLCC) package with gull-wing–style terminations and bottom-side ground pad. The package meets MIL-STD-883 mechanical reliability standards and supports JEDEC J-STD-020 reflow profiles.

Pin/Terminal	Circuit Role	Design Meaning
1	OE / NC	Factory-configured as Output Enable (active-high or active-low) or No Connect; internal 50 kΩ pull-up/down
2	OE / NC	Alternate OE pin location (per ordering option B/C/D); matches Pin 1 configuration
3	GND	Dedicated ground terminal; connects to internal substrate and thermal pad
4	CLK+	Differential clock output positive leg; used for LVPECL/LVDS/CML/HCSL; unused in CMOS mode
5	CLK−	Differential clock output negative leg; complementary to CLK+; not used in CMOS mode
6	VDD	Single power supply input (1.8/2.5/3.3 V); powers DSPLL core, drivers, and regulators
7	FS1	Frequency Select bit 1; logic level selects one of four pre-programmed output frequencies (00–11)
8	FS0	Frequency Select bit 0; paired with FS1 for 2-bit frequency selection; internal 50 kΩ pull-up to VDD

Key Features

Feature	Design Value
Quad Any-Frequency Synthesis	Four factory-programmed frequencies within 0.2–1500 MHz, selectable in real time via FS[1:0]
Ultra-Low Phase Jitter	80 fs RMS (12 kHz–20 MHz) enables compliance with stringent SerDes jitter budgets (e.g., IEEE 802.3bs)
Multi-Voltage & Multi-Format Support	Single SKU supports 1.8/2.5/3.3 V supply and six output formats (LVPECL to Dual CMOS)
On-Chip Power Filtering	Integrated LDO and noise-rejecting regulation eliminates need for external ferrite beads or LC filters
Guaranteed 100% Electrical Test	Each unit tested at final frequency and format configuration - no sampling or binning

Applications

100G/400G OTN Coherent Optics	High-Speed Ethernet Switches
Use Scenario: Timing reference for dual-polarization quadrature phase-shift keying (DP-QPSK) modulators and coherent receivers in CFP2/CFP4 modules. IC Role / Device Role / Timing Role: Primary low-jitter clock source for ADCs, DACs, and DSP clock domains; synchronizes parallel 25–64 Gbaud lanes. Use Value: 80 fs jitter ensures <0.5 UI total jitter at 64 Gbaud, meeting OIF CEI-112G-LR jitter mask requirements.	Use Scenario: Clock distribution for multi-port 100G/400G switch ASICs (e.g., Broadcom Tomahawk, Marvell Teralynx) with integrated SerDes. IC Role / Device Role / Timing Role: Quad-output XO supplies independent clocks to line-card PHYs, packet processor cores, and memory controllers. Use Value: Four programmable frequencies eliminate need for multiple XOs or fanout buffers, reducing BOM count and layout complexity.
FPGA-Based Search Acceleration	Broadcast Video (12G-SDI)
Use Scenario: Reference clock for FPGA-accelerated search engines using high-throughput DDR4/DDR5 memory interfaces and PCIe Gen5 interconnects. IC Role / Device Role / Timing Role: Supplies synchronized clocks to FPGA fabric, memory PHYs, and host interface blocks with matched skew. Use Value: Dual CMOS in-phase output option delivers identical 300 MHz clocks to FPGA and DRAM controller, eliminating inter-chip skew.	Use Scenario: Master timing source for 12G-SDI video encoders/decoders in broadcast production switchers and IP-based media gateways. IC Role / Device Role / Timing Role: Provides 297 MHz pixel clock and 74.25 MHz reference clock simultaneously via FS-selectable outputs. Use Value: ±7 ppm stability over –40°C to +85°C ensures SMPTE ST 2082-1 timing compliance under thermal stress in rack-mounted gear.

100G/400G OTN Coherent Optics

High-Speed Ethernet Switches

Use Scenario: Timing reference for dual-polarization quadrature phase-shift keying (DP-QPSK) modulators and coherent receivers in CFP2/CFP4 modules.

IC Role / Device Role / Timing Role: Primary low-jitter clock source for ADCs, DACs, and DSP clock domains; synchronizes parallel 25–64 Gbaud lanes.

Use Value: 80 fs jitter ensures <0.5 UI total jitter at 64 Gbaud, meeting OIF CEI-112G-LR jitter mask requirements.

Use Scenario: Clock distribution for multi-port 100G/400G switch ASICs (e.g., Broadcom Tomahawk, Marvell Teralynx) with integrated SerDes.

IC Role / Device Role / Timing Role: Quad-output XO supplies independent clocks to line-card PHYs, packet processor cores, and memory controllers.

Use Value: Four programmable frequencies eliminate need for multiple XOs or fanout buffers, reducing BOM count and layout complexity.

FPGA-Based Search Acceleration

Broadcast Video (12G-SDI)

Use Scenario: Reference clock for FPGA-accelerated search engines using high-throughput DDR4/DDR5 memory interfaces and PCIe Gen5 interconnects.

IC Role / Device Role / Timing Role: Supplies synchronized clocks to FPGA fabric, memory PHYs, and host interface blocks with matched skew.

Use Value: Dual CMOS in-phase output option delivers identical 300 MHz clocks to FPGA and DRAM controller, eliminating inter-chip skew.

Use Scenario: Master timing source for 12G-SDI video encoders/decoders in broadcast production switchers and IP-based media gateways.

IC Role / Device Role / Timing Role: Provides 297 MHz pixel clock and 74.25 MHz reference clock simultaneously via FS-selectable outputs.

Use Value: ±7 ppm stability over –40°C to +85°C ensures SMPTE ST 2082-1 timing compliance under thermal stress in rack-mounted gear.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad-frequency oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si546BAA002580BCG	Triple-output variant (3 frequencies); same 5×7 mm package, DSPLL architecture, and 80 fs jitter spec	Lacks fourth output channel; insufficient for designs requiring >3 independent clocks	Select only if system requires exactly three frequencies and board space/layout reuse is critical
Si5342-D06774-GM	Quad-output clock generator (not XO); requires external crystal; higher integration (jitter cleaning, I²C config)	Supports jitter attenuation and frequency translation; not factory-programmed - requires firmware setup	Choose when dynamic reconfiguration or sub-100 fs jitter cleaning is required; adds design complexity

Compared with Si546BAA002580BCG and Si5342-D06774-GM, the 547BCA002580BCG delivers guaranteed quad-frequency operation out-of-box with zero configuration overhead, making it optimal for fixed-function, high-volume telecom and datacom modules where predictability and supply-chain simplicity are prioritized.

Availability

547BCA002580BCG is available at Aetrix Electronics and suitable for 100G/400G optical transceivers, high-density Ethernet switches, FPGA-based AI accelerators, and broadcast video equipment requiring stable component supply, rapid prototyping support, and long-term lifecycle assurance.

Supply support for 547BCA002580BCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and power management ICs for infrastructure and mobile markets.

The Si547 Ultra Series is designed specifically for high-speed serial data applications demanding ultra-low jitter, multi-frequency flexibility, and simplified supply-chain logistics - targeting next-gen optical networking, AI/ML hardware, and professional video systems.

FAQ

What output formats does the 547BCA002580BCG support?

The 547BCA002580BCG supports LVPECL, LVDS, CML, HCSL, CMOS, and Dual CMOS output formats. Format selection is fixed at factory programming - the specific format for 547BCA002580BCG is determined by its ordering code suffix and cannot be changed post-manufacture. All formats operate from a single 1.8/2.5/3.3 V supply.

How is frequency selection implemented on the 547BCA002580BCG?

Frequency selection on the 547BCA002580BCG is controlled by two logic inputs: FS0 (Pin 8) and FS1 (Pin 7). These pins accept static CMOS-level signals to select one of four pre-programmed frequencies (00, 01, 10, 11). The selected output appears on CLK+/CLK− (differential) or single-ended CLK (CMOS), depending on configured format.

Does the 547BCA002580BCG require an external crystal?

No, the 547BCA002580BCG does not require an external crystal. It integrates a fixed-frequency crystal resonator and Skyworks' 4th-generation DSPLL® circuitry on a single die. This eliminates crystal matching, load capacitance tuning, and associated layout sensitivity - all four frequencies are synthesized internally from the on-chip reference.

What is the power-up behavior of the 547BCA002580BCG?

The 547BCA002580BCG asserts valid output within 10 ms after VDD reaches 90% of nominal (e.g., 3.135 V for 3.3 V operation). During power-up, outputs remain in high-impedance state until lock is achieved. The device also enforces a maximum VDD ramp rate of 100 V/ms to prevent latch-up or startup anomalies.

Can the 547BCA002580BCG drive multiple loads simultaneously?

Yes - the 547BCA002580BCG's output drivers are rated for standard termination schemes: 50 Ω differential (LVPECL/LVDS/CML), 100 Ω differential (LVDS), or 50 Ω single-ended (CMOS). For fanout beyond one receiver, external buffering is recommended. The datasheet specifies rise/fall times and drive strength per format (e.g., 107 mA typical supply current for enabled LVPECL output).

547BCA002580BCG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: Ultra™ Si547

Package/Case:: 8-SMD, No Lead

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency - Output 1:: 8.6016MHz, 8.9088MHz, 9.216MHz, 9.5232MHz

Frequency - Output 2:: -

Frequency - Output 3:: -

Frequency - Output 4:: -

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 1.8V ~ 3.3V

Frequency Stability:: ±7ppm

Operating Temperature:: -40°C ~ 85°C

Current - Supply (Max):: 121mA

Ratings:: -

Size / Dimension:: 0.197" L x 0.126" W (5.00mm x 3.20mm)

Height:: 0.052" (1.33mm)

Supplier Device Package:: -

547BCA002580BCG FAQ

1.How can I place an order for 547BCA002580BCG through Aetrix?

Please submit a Request for Quotation (RFQ) for 547BCA002580BCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 547BCA002580BCG reliable?

The price and inventory of 547BCA002580BCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 547BCA002580BCG is usually 5 days.

3.What payment methods are accepted for 547BCA002580BCG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 547BCA002580BCG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 547BCA002580BCG?

547BCA002580BCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 547BCA002580BCG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 547BCA002580BCG?

For technical support, including 547BCA002580BCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 547BCA002580BCG requirements.

6.How does Aetrix verify that 547BCA002580BCG is sourced from the original manufacturer or authorized distributors?

All 547BCA002580BCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 547BCA002580BCG meets industry standards.

7.What is the process for return or replacement of 547BCA002580BCG?

All 547BCA002580BCG units undergo pre-shipment inspection (PSI). If there is an issue with 547BCA002580BCG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 547BCA002580BCG part is unused and in its original packaging.

Return procedure for 547BCA002580BCG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…